T8207-BAL-DT Agere Systems, Inc., T8207-BAL-DT Datasheet - Page 84

• Manufacturer Part Number: T8207-BAL-DT
• Description: CelXpres ATM interconnect. Dry-bagget, tape & reel .
• Manufacturer: Agere Systems, Inc.

CelXpres T8207
ATM Interconnect
14 Registers
Table 28. Interrupt Service Request (ISREQ) (29h)
Table 29. mclk PLL Configuration 0 (MPLLCF0) (2Ah)
84
int_serv_sdramreg
int_serv_utopiareg
int_serv_mainreg
ctrl_cell_sent_sr
ctrl_cell_av_sr
Reserved
Reserved
Reserved
Reserved
Name
Name
lf[3:0]
bypb
pllen
(continued)
Bit Pos. Type
Bit Pos. Type
3:0
5:4
0
1
2
3
4
5
6
7
6
7
RW
RW
RW
RO
RO
RO
RO
RO
RO
RO
RO
RO
Reset
Reset
0
0
0
0
0
0
0
0
0
0
0
0
Reserved.
Interrupt Service Request for Main Registers. When this bit is
‘1,’ an interrupt in the main register group of the extended mem-
ory registers needs servicing. The control cell sent and control
cell available status bits do not affect this bit. Only enabled inter-
rupts will cause this bit to become set.
Interrupt Service Request for SDRAM Registers. When this bit
is ‘1,’ an interrupt in the SDRAM register group of the extended
memory registers needs servicing. Only enabled interrupts will
cause this bit to become set.
Interrupt Service Request for UTOPIA Registers. When this bit
is ‘1,’ an interrupt in the UTOPIA register group of the extended
memory registers needs servicing. Only enabled interrupts will
cause this bit to become set.
Reserved.
Control Cell Sent Interrupt Service Request. When this bit is
‘1,’ the control cell sent interrupt in the main interrupt status 1
register needs servicing. The corresponding interrupt does not
need to be enabled for this bit to become set.
Control Cell Available Interrupt Service Request. When this
bit is ‘1,’ the control cell available interrupt in the main interrupt
status 1 register needs servicing. The corresponding interrupt
does not need to be enabled for this bit to become set.
Reserved.
Loop Filter. See Section 5, PLL Configuration, for information on
these bits.
Reserved.
Bypass PLL. If this bit is ‘0,’ the PLL is bypassed. If ‘1,’ the output
of the PLL supplies mclk.
PLL Enable. If this bit is ‘1,’ the PLL is enabled. If ‘0,’ the PLL is
disabled.
Description
Description
Advance Data Sheet
September 2001
Agere Systems Inc.