P60ARM-B Zarlink Semiconductor, Inc., P60ARM-B Datasheet - Page 59
P60ARM-B
Manufacturer Part Number
P60ARM-B
Description
32-bit RISC microprocessor
Manufacturer
Zarlink Semiconductor, Inc.
Datasheet
1.P60ARM-B.pdf
(121 pages)
- Current page: 59 of 121
- Download datasheet (2Mb)
4.12.2 Addressing modes
ARM60 is responsible for providing the address used by the memory system for the transfer, and the
addressing modes available are a subset of those used in single data transfer instructions. Note, however,
that the immediate offsets are 8 bits wide and specify word offsets for coprocessor data transfers, whereas
they are 12 bits wide and specify byte offsets for single data transfers.
The 8 bit unsigned immediate offset is shifted left 2 bits and either added to (U=1) or subtracted from (U=0)
the base register (Rn); this calculation may be performed either before (P=1) or after (P=0) the base is used
as the transfer address. The modified base value may be overwritten back into the base register (if W=1), or
the old value of the base may be preserved (W=0). Note that post-indexed addressing modes require
explicit setting of the W bit, unlike LDR and STR which always write-back when post-indexed.
The value of the base register, modified by the offset in a pre-indexed instruction, is used as the address for
the transfer of the first word. The second word (if more than one is transferred) will go to or come from an
address one word (4 bytes) higher than the first transfer, and the address will be incremented by one word
for each subsequent transfer.
4.12.3 Address Alignment
The base address should normally be a word aligned quantity. The bottom 2 bits of the address will appear
on A[1:0] and might be interpreted by the memory system.
4.12.4 Use of R15
If Rn is R15, the value used will be the address of the instruction plus 8 bytes. Base write-back to R15 shall
not be specified.
4.12.5 Data aborts
If the address is legal but the memory manager generates an abort, the data trap will be taken. The write-
back of the modified base will take place, but all other processor state will be preserved. The coprocessor is
partly responsible for ensuring that the data transfer can be restarted after the cause of the abort has been
resolved, and must ensure that any subsequent actions it undertakes can be repeated when the instruction
is retried.
The state of the LATEABT control signal does not affect the behaviour of LDC and STC instructions in the
event of an Abort exception.
4.12.6 Instruction Cycle Times
Coprocessor data transfer instructions take (n-1)S + 2N + bI incremental cycles to execute, where S, N and
I are as defined in section 5.1 Cycle types on page 65.
n
b
4.12.7 Assembler syntax
<LDC|STC>{cond}{L} p#,cd,<Address>
is the number of words transferred.
is the number of cycles spent in the coprocessor busy-wait loop.
Instruction Set - LDC, STC
55
Related parts for P60ARM-B
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor, 32-Bit Data Bus, 30MHz Processor, 100-QFP
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
A Low Power, General Purpose 32 Bit RISC Microprocessor
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Dual Reference Frequency Selectable Digital PLL with Multiple Clock Outputs for T1/E1 (ITU-T G.812 type IV) and Stratum (3, 4, 4E) Applications
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
PLL, Dual Reference Frequency Selectable Digital PLL with Multiple Clock Outputs
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer, Framer Circuit, T1/E1 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Framer, Framer Circuit, T1/E1/OC3 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer: Framer Circuit: T1/E1/OC3 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer, Framer Circuit, T1/E1 System Synchronizer with Holdover
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Dual reference frequency selectable 3.3V Digital PLL with Multiple Clock Outputs for T1/E1 (ITU-T G.812 type IV), Stratum (3, 4, 4E) and STS-3/OC3 Systems
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Dual Reference Frequency Selectable, 3.3 V Digital PLL with Multiple Clock Outputs for T1/E1 and Stratum 4 and 4E Applications, with Holdover
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
T1/E1/J1 Single Chip Transceiver
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
SMX-Switch, SMX-Switch Matrix Module
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Large Digital Switch
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Switch Fabric, 131.072Mbps Switching Bandwidth, 3.3V Supply Voltage, 120-PBGA
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Quad Digital Switch
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet: