nRF24E1 Nordic VLSI, nRF24E1 Datasheet - Page 46

• Manufacturer Part Number: nRF24E1
• Description: 2.4Ghz RF Transceiver With Embedded 8051 Compatible Microcontroller And 9 Input, 10 Bit ADC
• Manufacturer: Nordic VLSI

PRODUCT SPECIFICATION
EXIF.4
EXIF.3
EXIF.2-0
Table 7-4 : EXIF Register – SFR 0x91
Table 7-5
Bit
EICON.7
EICON.6
EICON.5
EICON.4
EICON.3
EICON.2-
0
Table 7-5 : EICON Register – SFR 0xD8
Table 7-6
Bit
EIE.7-5
EIE.4
EIE.3
EIE.2
EIE.1
EIE.0
Table 7-6 : EIE Register – SFR 0xE8
Table 7-7
Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone [phone] - Fax [phone]
Revision: 1.0
explains the bit functions of the EICON register.
explains the bit functions of the EIE register.
explains the bit functions of the EIP register.
IE2 - Interrupt 2 flag. IE2 = 1 indicates that a rising edge was detected on
the ADC_EOC signal. (see ch.5.3.1 End of conversion.) IE2 must be
cleared by software. Setting IE2 in software generates an interrupt, if
enabled.
Reserved. Read as 1.
Reserved. Read as 0.
Function
Reserved. Read as 1.
EWDI - Enable RTC wakeup timer interrupt. EWDI = 0 disables wakeup
timer interrupt (wdti). EWDI = 1 enables interrupts generated by wakeup.
EX5 - Enable interrupt 5. EX5 = 0 disables interrupt 5 (RADIO.DR2).
EX5 = 1 enables interrupts generated by the RADIO.DR2 signal.
EX4 - Enable interrupt 4. EX4 = 0 disables interrupt 4 (RADIO.DR1).
EX4 = 1 enables interrupts generated by the RADIO.DR1 signal.
EX3 - Enable interrupt 3. EX3 = 0 disables interrupt 3 (SPI_READY).
EX3 = 1 enables interrupts generated by the SPI_READY signal.
EX2 - Enable interrupt 2. EX2 = 0 disables interrupt 2 (ADC_EOC).
EX2 = 1 enables interrupts generated by the ADC_EOC signal.
Function
Not used.
Reserved. Read as 1.
Reserved. Read as 0.
Reserved. Read as 0.
WDTI - RTC wakeup timer interrupt flag. WDTI = 1 indicates a wakeup
timer interrupt was detected. WDTI must be cleared by software before
exiting the interrupt service routine. Otherwise, the interrupt occurs
again. Setting WDTI in software generates a wakeup timer interrupt, if
enabled.
Reserved. Read as 0.
QhtrÃ#%ÂsÃ(&
July 2003