SCAN182541ASSCX Fairchild Semiconductor, SCAN182541ASSCX Datasheet
SCAN182541ASSCX
Specifications of SCAN182541ASSCX
Related parts for SCAN182541ASSCX
SCAN182541ASSCX Summary of contents
Page 1
... Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram © 2000 Fairchild Semiconductor Corporation Features IEEE 1149.1 (JTAG) Compliant Dual output enable signals per byte ...
Page 2
Block Diagrams Note: BSR stands for Boundary Scan Register. www.fairchildsemi.com Byte A Tap Controller Byte B 2 ...
Page 3
Description of Boundary-Scan Circuitry The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their loca- tion. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability ...
Page 4
Description of Boundary-Scan Circuitry Scan Chain Definition (42 Bits in Length) www.fairchildsemi.com (Continued) Boundary-Scan Register 4 ...
Page 5
Description of Boundary-Scan Circuitry Boundary-Scan Register Definition Index Bit No. Pin Name 41 AOE 1 40 AOE 2 39 AOE 38 BOE 1 37 BOE 2 36 BOE ...
Page 6
Absolute Maximum Ratings Supply Voltage ( Input Diode Current ( 0. 0. Output Diode Current ( 0. 0. Output ...
Page 7
DC Electrical Characteristics Symbol Parameter I Maximum I CCt CC Per Input Note 2: Maximum test duration 2.0 ms, one output loaded at a time. Note 3: All outputs loaded; thresholds associated with output under test. Noise Specifications Symbol Parameter ...
Page 8
AC Electrical Characteristics Scan Test Operation: Symbol Parameter t , Propagation Delay PLH t TCK to TDO PHL t , Disable Time PLZ t TCK to TDO PHZ t , Enable Time PZL t TCK to TDO PZH t , ...
Page 9
AC Operating Requirements Scan Test Operation: Symbol Parameter t Setup Time Data to TCK (Note 11) t Hold Time TCK to Data (Note 11) t Setup Time AOE ...
Page 10
Extended AC Electrical Characteristics Symbol Parameter t , Propagation Delay PLH t Data to Output PHL t , Output Enable Time PZH t PZL t , Output Disable Time PHZ t PLZ t Pin to Pin Skew OSHL (Note 18) ...
Page 11
Physical Dimensions inches (millimeters) unless otherwise noted 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...