RTL8181 ETC, RTL8181 Datasheet - Page 34

• Manufacturer Part Number: RTL8181
• Description: Wireless LAN Access Point/Gateway Controller
• Manufacturer: ETC

www.DataSheet4U.com
Timer/Counter 3 Data register (TC3CNT)
Bit
31-0
Timer/Counter Control register (TCCNR)
Bit
11
10
9
8
7
6
5
4
3
2
1
0
Timer/Counter Interrupt Register (TCIR)
Bit
7
6
5
4
3
2
1
0
Clock Division Base Register (CDBR)
Bit
15-0
Watchdog Control Register (WDTCNR)
CONFIDENTIAL
Bit Name
TC3Value[31:0] The timer or counter initial value
Bit Name
TC3Src
TC2Src
TC1Src
TC0Src
TC3Mode
TC3En
TC2Mode
TC2En
TC1Mode
TC1En
TC0Mode
TC0En
Bit Name
TC3IP
TC2IP
TC1IP
TC0IP
TC3IE
TC2IE
TC1IE
TC0IE
Bit Name
DivFactor
Description
Description
Timer/Counter 3 clock source
0=Base clock
1=Basic timer
Timer/Counter 2 clock source
0=Base clock
1=Basic timer
Timer/Counter 1 clock source
0=Base clock
1=Basic timer
Timer/Counter 0 clock source
0=Base clock
1=Basic timer
Timer/Counter 3 mode
0=counter mode
1=timer mode
Timer/Counter 3 enable
Timer/Counter 2 mode
0=counter mode
1=timer mode
Timer/Counter 2 enable
Timer/Counter 1 mode
0=counter mode
1=timer mode
Timer/Counter 1 enable
Timer/Counter 0 mode
0=counter mode
1=timer mode
Timer/Counter 0 enable
Description
Timer/Counter 3 interrupt pending. Write “1” to
clear the interrupt.
Timer/Counter 2 interrupt pending. Write “1” to
clear the interrupt.
Timer/Counter 1 interrupt pending. Write “1” to
clear the interrupt.
Timer/Counter 0 interrupt pending. Write “1” to
clear the interrupt.
Timer/Counter 3 interrupt enable
Timer/Counter 2 interrupt enable
Timer/Counter 1 interrupt enable
Timer/Counter 0 interrupt enable
Description
The divided factor of clock source. If DivFactor is
N, the watchdag timer divide by N+1.This value
could not be 0 in timer mode or watchdog. The
clock source is 22MHz.
34
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
InitVal
InitVal
0
0
0
0
0
0
0
0
0
0
0
0
InitVal
0
0
0
0
0
0
0
0
InitVal
0
RTL8181
v1.0