IDT72V3652L10PF IDT, Integrated Device Technology Inc, IDT72V3652L10PF Datasheet

no-image

IDT72V3652L10PF

Manufacturer Part Number
IDT72V3652L10PF
Description
IC BI FIFO 4096X36 10NS 120QFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
72Vr
Datasheet

Specifications of IDT72V3652L10PF

Function
Asynchronous, Synchronous
Memory Size
147K (4K x 36)
Data Rate
100MHz
Access Time
10ns
Voltage - Supply
3.15 V ~ 3.45 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
120-TQFP, 120-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
72V3652L10PF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72V3652L10PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V3652L10PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
FEATURES
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
FUNCTIONAL BLOCK DIAGRAM
IDT and the IDT logo are registered trademark of Integrated Device Technology, Inc. SyncBiFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
©
Memory storage capacity:
Supports clock frequencies up to 100MHz
Fast access times of 6.5ns
Free-running CLKA and CLKB may be asynchronous or coincident
(simultaneous reading and writing of data on a single clock edge
is permitted)
Two independent clocked FIFOs buffering data in opposite direc-
tions
Mailbox bypass register for each FIFO
Programmable Almost-Full and Almost-Empty flags
Microprocessor Interface Control Logic
FFA/IRA, EFA/ORA, AEA, and AFA flags synchronized by CLKA
FFB/IRB, EFB/ORB, AEB, and AFB flags synchronized by CLKB
2009 Integrated Device Technology, Inc.
IDT72V3652
IDT72V3662
IDT72V3672
EFA/ORA
FFA/IRA
A
MBF2
CLKA
W/RA
0
RST1
MBA
CSA
ENA
- A
AEA
AFA
FS
FS
– 2,048 x 36 x 2
– 4,096 x 36 x 2
– 8,192 x 36 x 2
35
0
1
Control
Port-A
FIFO1,
Mail1
Reset
Logic
Logic
36
36
All rights reserved.
13
Programmable Flag
FIFO 1
Offset Registers
FIFO 2
Product specifications subject to change without notice.
3.3 VOLT CMOS SyncBiFIFO
2,048 x 36 x 2
4,096 x 36 x 2
8,192 x 36 x 2
Pointer
Pointer
Read
Write
Status Flag
Status Flag
2,048 x 36
4,096 x 36
8,192 x 36
2,048 x 36
4,096 x 36
8,192 x 36
Register
ARRAY
Register
ARRAY
Mail 1
Mail 2
Logic
Logic
RAM
RAM
1
1
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
DESCRIPTION
versions of the IDT723652/723662/723672, designed to run off a 3.3V supply
for exceptionally low-power consumption. These devices are monolithic, high-
speed, low-power, CMOS Bidirectional SyncFIFO (clocked) memories which
Timing
Mode
Select IDT Standard timing (using EFA, EFB, FFA and FFB flags
functions) or First Word Fall Through timing (using ORA, ORB, IRA
and IRB flag functions)
Available in 132-pin Plastic Quad Flatpack (PQFP) or space-saving
120-pin Thin Quad Flatpack (TQFP)
Pin and functionally compatible versions of the 5V operating
IDT723652/723662/723672
Pin compatible to the lower density parts, IDT72V3622/72V3632/
72V3642
Industrial temperature range (–40° ° ° ° ° C to +85° ° ° ° ° C) is available
Green parts available, see ordering information
Pointer
Pointer
The IDT72V3652/72V3662/72V3672 are pin and functionally compatible
Read
Write
TM
36
36
Control
Port-B
FIFO2,
Mail2
Reset
Logic
Logic
4660 drw01
FEBRUARY 2009
EFB/ORB
AEB
FWFT
B
FFB/IRB
AFB
MBF1
0
RST2
CLKB
CSB
W/RB
ENB
MBB
- B
IDT72V3652
IDT72V3662
IDT72V3672
35
DSC-4660/5

Related parts for IDT72V3652L10PF

IDT72V3652L10PF Summary of contents

Page 1

FEATURES • • • • • Memory storage capacity: IDT72V3652 – 2,048 IDT72V3662 – 4,096 IDT72V3672 – 8,192 • • • • • Supports clock frequencies up to ...

Page 2

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 DESCRIPTION (CONTINUED) support clock frequencies up to 100MHz and have read access times as fast as 6.5ns. Two independent 2,048/4,096/8,192 ...

Page 3

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 memory is full or not. The IR and OR functions are selected in the First Word Fall Through mode. IR ...

Page 4

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 PIN DESCRIPTIONS Symbol Name I/O A0-A35 Port A Data I/0 AEA Port A Almost- O Empty Flag (Port A) less ...

Page 5

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 PIN DESCRIPTIONS (CONTINUED) Symbol Name I/O MBA Port A Mailbox I Select MBB Port B Mailbox I Select MBF1 Mail1 ...

Page 6

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (Unless otherwise noted) Symbol V Supply Voltage Range CC V (2) Input ...

Page 7

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 DETERMINING ACTIVE CURRENT CONSUMPTION AND POWER DISSIPATION The I current for the graph in Figure 1 was taken while simultaneously ...

Page 8

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE (For 10ns speed grade only: Vcc = 3.3V ...

Page 9

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, C (For 10ns speed grade only: Vcc = ...

Page 10

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 SIGNAL DESCRIPTION RESET After power up, a Master Reset operation must be performed by providing a LOW pulse to RST1 ...

Page 11

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 The port A data inputs used by the offset registers are (A7-A0), (A8-A0), or (A9- A0) for the IDT72V3652, IDT72V3662, ...

Page 12

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 SYNCHRONIZED FIFO FLAGS Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done ...

Page 13

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 word in memory is the next data to be sent to the FlFO output register and two cycles ...

Page 14

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 CLKA CLKB t RSTS RST1 FWFT FS1,FS0 FFA/IRA EFB/ORB t PRF AEB t PRF AFA t PRF MBF1 NOTES: 1. ...

Page 15

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 CLK t t CLKL CLKH CLKA FFA/IRA HIGH t ENS1 CSA t ENS1 W/RA t ENS2 MBA t ENS2 ...

Page 16

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 CLK t CLKH CLKB EFB/ORB HIGH CSB W/RB MBB ENB t EN B0-B35 (IDT Standard Mode ...

Page 17

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 CLKA CSA LOW HIGH WRA t t ENS2 ENH MBA t ENS2 t ENH ENA HIGH IRA ...

Page 18

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 CLKA CSA LOW WRA HIGH t t ENS2 MBA t t ENS2 ENA FFA HIGH A0-A35 W1 ...

Page 19

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 CLKB CSB LOW W/RB LOW t t ENS2 ENH MBB t t ENH ENS2 ENB IRB HIGH ...

Page 20

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 CLKB CSB LOW W/RB LOW t t ENS2 MBB t t ENS2 ENB FFB HIGH B0-B35 ...

Page 21

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 CLK t t CLKH CLKL CLKB CSB LOW W/RB HIGH LOW MBB t ENS2 ENB HIGH ORB B0 -B35 ...

Page 22

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 CLK t t CLKH CLKL CLKB CSB LOW W/RB HIGH LOW MBB t ENS2 ENB EFB HIGH B0-B35 Previous ...

Page 23

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 CLK t t CLKH CLKL CLKA CSA LOW W/RA LOW LOW MBA t ENS2 ENA HIGH ORA A0 -A35 ...

Page 24

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 CLK t t CLKH CLKL CLKA CSA LOW LOW W/RA LOW MBA t ENS2 ENA EFA HIGH A0-A35 Previous ...

Page 25

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 CLKB t t ENS2 ENH ENB t SKEW2 CLKA AEA X2 Words in FIFO2 ENA NOTES: is the minimum time ...

Page 26

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 CLKB t ENS2 t ENB AFB [D-(Y2+1)] Words in FIFO2 CLKA ENA NOTES: is the minimum time between a rising ...

Page 27

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 CLKB t ENS1 CSB t ENS1 W/RB t ENS2 MBB t ENS2 ENB B0 - B35 CLKA MBF2 CSA W/RA ...

Page 28

IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFO 2,048 4,096 and 8,192 PARAMETER MEASUREMENT INFORMATION From Output Timing 1.5V Input Data, 1.5V Enable Input VOLTAGE WAVEFORMS SETUP AND HOLD ...

Page 29

ORDERING INFORMATION XXXXXX X XX Device Type Power Speed Package NOTES: 1. Industrial temperature range is available by special order. 2. Green parts available, for specific speeds and packages contact your sales office. DATASHEET DOCUMENT HISTORY 06/12/2000 pgs. 1,7 and ...

Related keywords