ucb1500 NXP Semiconductors, ucb1500 Datasheet - Page 27

• Manufacturer Part Number: ucb1500
• Description: Pci To Ac97 Bridge/host Controller
• Manufacturer: NXP Semiconductors

Philips Semiconductors
9397 750 07443
Product specification
8.2.1 [0058]: Host interrupt enable #1
8.2.2 [0059]: Host interrupt enable #2
8.2 Interrupt Controller Registers
Note:
Table 36: Host interrupt enable #1 register bit description
Table 37: Host interrupt enable #2 register bit description
Bit
15-12
11
10-9
8
7-3
2
1-0
Bit
15-6
5
4-3
2
1-0
•
•
Interrupt status can also be read by accessing the status port 1.
When UCB1500 generates an interrupt, first interrupt blocks the subsequent
interrupts. Thus, when the interrupt routine acknowledges the interrupt, only the
first sequence of interrupt event gets cleared. The UCB1500 would then generate
another interrupt to account for the subsequent events, which will then be cleared
by the next acknowledge from the interrupt service routine.
Description
Reserved.
Transmit DMA #1 DT done/Hold
If set, an interrupt will occur whenever the current DMA #1 transmit DT has been
fully utilized. Also, an interrupt will occur when a hold condition takes place.
Reserved.
Receive DMA #1 DT done/Hold
If set, an interrupt will occur if the current receive DMA #1 DT is full. Interrupt
occurs after all the data area is filled in the current DT and after all the current DT
entries status have been updated. Also, an interrupt will occur when a hold
condition takes place.
Reserved.
Receive DMA #1 DMA done
If set, an interrupt will occur after every received block on DMA # 1 receive
channel. Interrupt occurs after all the current DT entry data area is filled and
after the current DT entry status has been updated. Each DT entry can only have
one frame or part of a frame in it. Each new frame will require a new DT entry.
Reserved.
Description
Reserved.
Transmit DMA #1 Error
If set, an interrupt will occur if the transmit DMA #1 causes a transmit buffer
underrun by not servicing a transmit buffer fetch request.
Reserved.
Receive DMA #1 Error
If set, an interrupt will occur if the receive DMA #1 is overrun.
Reserved.
Rev. 03 — 7 July 2000
PCI to AC97 bridge/host controller
© Philips Electronics N.V. 2000. All rights reserved.
UCB1500
27 of 58