isp1504a1 NXP Semiconductors, isp1504a1 Datasheet - Page 16

• Manufacturer Part Number: isp1504a1
• Description: Isp1504a1; Isp1504c1 Ulpi Hi-speed Universal Serial Bus On-the-go Transceiver
• Manufacturer: NXP Semiconductors

NXP Semiconductors
Table 5.
Table 6.
ISP1504A1_ISP1504C1_1
Product data sheet
Signal
LINESTATE0
LINESTATE1
Reserved
INT
Signal
TX_ENABLE
TX_DAT
TX_SE0
INT
RX_DP
RX_DM
RX_RCV
Reserved
Signal mapping during low-power mode
Signal mapping for 6-pin serial mode
8.1.3 6-pin full-speed or low-speed serial mode
8.1.4 3-pin full-speed or low-speed serial mode
Maps to
DATA0
DATA1
DATA2
DATA3
Maps to
DATA0
DATA1
DATA2
DATA3
DATA4
DATA5
DATA6
DATA7
If the link requires a 6-pin serial interface to transmit and receive full-speed or low-speed
USB data, it can set the ISP1504x1 to 6-pin serial mode. In 6-pin serial mode, the data
bus definition changes to that shown in
the 6PIN_FSLS_SERIAL bit in the Interface Control register to logic 1. To exit 6-pin serial
mode, the link asserts STP. This is provided primarily for links that contain legacy
full-speed or low-speed functionality, providing a more cost-effective upgrade path to
high-speed. An interrupt pin is also provided to inform the link of USB events. If the link
requires CLOCK to be running during 6-pin serial mode, the CLOCK_SUSPENDM
register bit must be set to logic 1.
For more information on 6-pin serial mode enter and exit protocols, refer to UTMI+ Low
Pin Interface (ULPI) Specification Rev. 1.1 .
If the link requires a 3-pin serial interface to transmit and receive full-speed or low-speed
USB data, it can set the ISP1504x1 to 3-pin serial mode. In 3-pin serial mode, the data
bus definition changes to that shown in
the 3PIN_FSLS_SERIAL bit in the Interface Control register to logic 1. To exit 3-pin serial
mode, the link asserts STP. This is provided primarily for links that contain legacy
full-speed or low-speed functionality, providing a more cost-effective upgrade path to
high-speed. An interrupt pin is also provided to inform the link of USB events. If the link
requires CLOCK to be running during 3-pin serial mode, the CLOCK_SUSPENDM
register bit must be set to logic 1.
For more information on 3-pin serial mode enter and exit protocols, refer to UTMI+ Low
Pin Interface (ULPI) Specification Rev. 1.1 .
Direction
O
O
O
O
Direction
I
I
I
O
O
O
O
O
Rev. 01 — 6 August 2007
Description
combinatorial LINESTATE0 directly driven by the analog receiver
combinatorial LINESTATE1 directly driven by the analog receiver
reserved; the ISP1504x1 will drive this pin to LOW
active HIGH interrupt indication; will be asserted whenever any
unmasked interrupt occurs
Description
active HIGH transmit enable
transmit differential data on DP and DM
transmit single-ended zero on DP and DM
active HIGH interrupt indication; will be asserted whenever any
unmasked interrupt occurs
single-ended receive data from DP
single-ended receive data from DM
differential receive data from DP and DM
reserved; the ISP1504x1 will drive this pin to LOW
Table
Table
ISP1504A1; ISP1504C1
6. To enter 6-pin serial mode, the link sets
7. To enter 3-pin serial mode, the link sets
ULPI HS USB OTG transceiver
© NXP B.V. 2007. All rights reserved.
16 of 80