fdms7606 Fairchild Semiconductor, fdms7606 Datasheet

no-image

fdms7606

Manufacturer Part Number
fdms7606
Description
Dual N-channel Powertrench Mosfet Q1 30 V, 12 A, 11.4 M? Q2 30 V, 22 A, 11.6 M?
Manufacturer
Fairchild Semiconductor
Datasheet
FDMS7606 Rev.C
©2011 Fairchild Semiconductor Corporation
MOSFET Maximum Ratings
Thermal Characteristics
Package Marking and Ordering Information
FDMS7606
Dual N-Channel PowerTrench
Q1: 30 V, 12 A, 11.4 mΩ Q2: 30 V, 22 A, 11.6 mΩ
Features
Q1: N-Channel
Q2: N-Channel
V
V
I
E
P
T
R
R
R
D
J
DS
GS
AS
D
θJA
θJA
θJC
Max r
Max r
Max r
Max r
RoHS Compliant
, T
Symbol
Device Marking
STG
FDMS7606
DS(on)
DS(on)
DS(on)
DS(on)
Top
= 11.4 mΩ at V
= 15.7 mΩ at V
= 11.6 mΩ at V
= 17.2 mΩ at V
Drain to Source Voltage
Gate to Source Voltage
Drain Current
Single Pulse Avalanche Energy
Power Dissipation for Single Operation
Power Dissipation for Single Operation
Operating and Storage Junction Temperature Range
Thermal Resistance, Junction to Ambient
Thermal Resistance, Junction to Ambient
Thermal Resistance, Junction to Case
GS
GS
GS
GS
Power 56
FDMS7606
= 10 V, I
= 10 V, I
= 4.5 V, I
= 4.5 V, I
-Continuous (Silicon limited)
-Pulsed
-Continuous (Package limited)
-Continuous
Device
D
D
D
D
= 11.5 A
= 12 A
= 10 A
= 9.5 A
T
D1
A
= 25°C unless otherwise noted
D1
Parameter
D1
Bottom
G1
D1
®
Power 56
Package
MOSFET
S1/D2
S2
Pin1
1
S2
General Description
This device includes two specialized N-Channel MOSFETs in a
dual MLP package. The switch node has been internally
connected to enable easy placement and routing of synchronous
buck converters. The control MOSFET (Q1) and synchronous
MOSFET (Q2) have been designed to provide optimal power
efficiency.
Applications
Computing
Communications
General Purpose Point of Load
Notebook Charger
S2
G2
Reel Size
13 ”
T
T
T
T
T
C
C
A
S2
S2
A
A
S2
G2
(Note 4)
(Note 3)
= 25 °C
= 25 °C
= 25 °C
= 25°C
= 25°C
5
6
7
8
Tape Width
Q2
11.5
125
2.2
1.0
57
±20
12 mm
Q1
4.6
30
12
41
50
25
1a
1a
1c
1c
1a
-55 to +150
Q1
120
2.5
1.0
12
50
±20
Q2
4.7
30
22
39
60
33
1b
1b
1b
1d
4
www.fairchildsemi.com
3
2
1
1d
3000 units
Quantity
May 2011
G1
D1
D1
D1
Units
°C/W
mJ
°C
W
V
V
A

Related parts for fdms7606

fdms7606 Summary of contents

Page 1

... Thermal Resistance, Junction to Case θJC Package Marking and Ordering Information Device Marking Device FDMS7606 FDMS7606 ©2011 Fairchild Semiconductor Corporation FDMS7606 Rev.C ® MOSFET General Description This device includes two specialized N-Channel MOSFETs in a dual MLP package. The switch node has been internally = 11 ...

Page 2

... Q Total Gate Charge g(TOT) Q Total Gate Charge g(TOT) Q Gate to Source Charge gs Q Gate to Drain “Miller” Charge gd ©2011 Fairchild Semiconductor Corporation FDMS7606 Rev 25°C unless otherwise noted J Test Conditions = 250 μ 250 μA, referenced to 25° ...

Page 3

... As an N-ch device, the negative Vgs rating is for low duty cycle pulse occurrence only. No continuous rating is implied 4. Q1 based on starting Q2 based on starting ©2011 Fairchild Semiconductor Corporation FDMS7606 Rev 25°C unless otherwise noted J Test Conditions ...

Page 4

... 150 1.5 2.0 2.5 3 GATE TO SOURCE VOLTAGE (V) GS Figure 5. Transfer Characteristics ©2011 Fairchild Semiconductor Corporation FDMS7606 Rev 25°C unless otherwise noted 3 μ s 1.5 2 100 125 150 0 - 0.01 0.001 3 ...

Page 5

... MAX RATED 125 C/W θ 0.01 0.01 0 DRAIN to SOURCE VOLTAGE (V) DS Figure 11. Forward Bias Safe Operating Area ©2011 Fairchild Semiconductor Corporation FDMS7606 Rev 25°C unless otherwise noted J 2000 = 10 V 1000 100 ...

Page 6

... Typical Characteristics (Q1 N-Channel) 2 DUTY CYCLE-DESCENDING ORDER 0.5 0.2 0.1 0.05 0.1 0.02 0.01 0.01 0.001 - Figure 13. ©2011 Fairchild Semiconductor Corporation FDMS7606 Rev 25°C unless otherwise noted J SINGLE PULSE 125 C/W θ JA (Note 1c RECTANGULAR PULSE DURATION (sec) Junction-to-Ambient Transient Thermal Response Curve ...

Page 7

... 150 GATE TO SOURCE VOLTAGE (V) GS Figure 18. Transfer Characteristics ©2011 Fairchild Semiconductor Corporation FDMS7606 Rev °C unless otherwise noted 3 μ s 1.5 2.0 Figure 15. Normalized on-Resistance vs Drain 50 75 100 125 150 100 o 0 ...

Page 8

... MAX RATED 120 C/W θ 0.01 0.01 0 DRAIN to SOURCE VOLTAGE (V) DS Figure 24. Forward Bias Safe Operating Area ©2011 Fairchild Semiconductor Corporation FDMS7606 Rev 25°C unless otherwise noted J 2000 1000 100 C J ...

Page 9

... Typical Characteristics (Q2 N-Channel) 2 DUTY CYCLE-DESCENDING ORDER 0.5 0.2 0.1 0.1 0.05 0.02 0.01 0.01 0.001 - Figure 26. Junction-to-Ambient Transient Thermal Response Curve ©2011 Fairchild Semiconductor Corporation FDMS7606 Rev °C unless otherwise noted J SINGLE PULSE 120 C/W θ JA (Note 1d RECTANGULAR PULSE DURATION (sec) 9 ...

Page 10

... Dimensional Outline and Pad Layout PIN#1 QUADRANT MAX 0.10 C 0.08 C SIDE VI EW 0.05 0.00 1 PIN #1 IDENT 0.66 0.55 0.340 0.56 0. 1. OTTOM VIEW ©2011 Fairchild Semiconductor Corporation FDMS7606 Rev.C 5 0.54 0. (5X) TOP VIEW (0.20 ) SEATING PL ANE 0.54 3.85 0.48 3.75 (5X) 0. 0.97 0. ...

Page 11

... Datasheet Identification Product Status Advance Information Formative / In Design Preliminary First Production No Identification Needed Full Production Obsolete Not In Production ©2011 Fairchild Semiconductor Corporation FDMS7606 Rev.C Power-SPM™ ® PowerTrench PowerXS™ SM Programmable Active Droop™ ® QFET QS™ Quiet Series™ RapidConfigure™ ...

Related keywords