tmp19a43fd TOSHIBA Semiconductor CORPORATION, tmp19a43fd Datasheet - Page 8

no-image

tmp19a43fd

Manufacturer Part Number
tmp19a43fd
Description
32-bit Risc Microprocessor
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp19a43fdXBG
Manufacturer:
TOSHIBA
Quantity:
16 670
Part Number:
tmp19a43fdXBG
Manufacturer:
Toshiba
Quantity:
10 000
Part Number:
tmp19a43fdXBG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Company:
Part Number:
tmp19a43fdXBG
Quantity:
26
2.3
RD
HWR
BUSRQ
BUSAK
R
WR
WAIT
CS0
CS1
CS2
P00-P07
D0-D7
AD0-D7
P10-P17
D8-D15
AD8-AD15
A8-A15
P20-P27
A16-A23
A0-A7
TB0IN0,TB0IN1
TB1IN0,TB1IN1
TB4IN0,TB4IN1
TB5IN0,TB5IN1
P30
P31
P32
TC0IN
P33
RDY
P34
TBEOUT
P35
TC1IN
P36
TC2IN
P37
ALE
TC3IN
P40
KEY24
P41
KEY25
P42
KEY26
/
Pin name
W
Table 2-2 through Table 2-7 show the names and functions of input and output pins.
Pin Names and Functions
Number
of pins
8
8
8
1
1
1
1
1
1
1
1
1
1
1
Input/output
Input/output
Input/output
Input/output
Input/output
Input/output
Output
Input/output
Output
Output
Input
Input
Input
Input
Output
Output
Output
Output
Input/output
Output
Input
Input/output
Input
Input
Input/output
Input
Output
Input/output
Output
Input
Input/output
Output
Input
Input/output
Output
Input
Input/output
Output
Input
Input/output
Output
Input
Input/output
Output
Input
Input or
output
Table 2-2 Pin Names and Functions (1 of 6)
Port 0: Input/output port (with pull-up) that allows input/output to be set in units of bits
Data (lower): Data bus 0 to 7 (separate bus mode)
Address data (lower): Address data bus 0 to 7 (multiplexed bus mode)
Port 1: Input/output port (with pull-up) that allows input/output to be set in units of bits
Data (upper): Data bus 8 to 15 (separate bus mode)
Address data (upper): Address data bus 8 to 15 (multiplexed bus mode)
Address: Address bus 8 to 15 (multiplexed bus mode)
Port 2: Input/output port (with pull-up) that allows input/output to be set in units of bits
Address: Address bus 15 to 23 (separate bus mode)
Address: Address bus 0 to 7 (multiplexed bus mode)
16-bit timer 0 input 0,1: For inputting the count/capture trigger of a 16-bit timer 0
16-bit timer 1 input 0,1: For inputting the count/capture trigger of a 16-bit timer 1
16-bit timer 4 input 0,1: For inputting the count/capture trigger of a 16-bit timer 4
16-bit timer 5 input 0,1: For inputting the count/capture trigger of a 16-bit timer 5
Port 30: Port used exclusively for output
Read: Strobe signal for reading external memory
Port 31: Port used exclusively for output
Write: Strobe signal for writing data of D0 to D7 pins
Port 32: Input/output port (with pull-up)
Write upper-pin data: Strobe signal for writing data of D8 to D15 pins
For inputting the capture trigger for 32-bit timer
Port 33: Input/output port (with pull-up)
Wait: Pin for requesting CPU to put a bus in a wait state
Ready: Pin for notifying CPU that a bus is ready
Port 34: Input/output port (with pull-up)
Bus request: Signal requesting CPU to allow an external master to take the bus control
authority
16-bit timer E output: Pin for outputting 16-bit timer E
Port 35: Input/output port (with pull-up)
Bus acknowledge: Signal notifying that CPU has released the bus control authority in response
to
For inputting the capture trigger for 32-bit timer
Port 36: Input/output port (with pull-up)
Read/write: "1" shows a read cycle or a dummy cycle. "0" shows a write cycle.
For inputting the capture trigger for 32-bit timer
Port 37: Input/output port (with pull-up)
Address latch enable (address latch is enabled only if access to external memory is taking
place)
For inputting the capture trigger for 32-bit timer
Port 40: Input/output port (with pull-up)
Chip select 0: "0" is output if the address is in a designated address area.
KEY on wake up input 24: (Dynamic pull up is selectable)
Port 41: Input/output port (with pull-up)
Chip select 1: "0" is output if the address is in a designated address area.
KEY on wake up input 25: (Dynamic pull up is selectable)
Port 42: Input/output port (with pull-up)
Chip select 2: "0" is output if the address is in a designated address area.
KEY on wake up input 26: (Dynamic pull up is selectable)
BUSRQ
Input with Schmitt trigger with Noise filter
Input with Schmitt trigger with Noise filter
Input with Schmitt trigger with Noise filter
TMP19A43 (rev2.0) 2-3
Function
Pin Layout and Pin Functions
TMP19A43

Related parts for tmp19a43fd