tc59lm836dkg TOSHIBA Semiconductor CORPORATION, tc59lm836dkg Datasheet - Page 43

no-image

tc59lm836dkg

Manufacturer Part Number
tc59lm836dkg
Description
288mbits Network Fcram2 ? 2,097,152-words ? 4 Banks ? 36-bits
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet
Unidirectional DS/QS mode
Unidirectional DS/Free Running QS mode
Command
Address
(output)
(output)
(output)
(output)
POWER DOWN TIMING (CL = 4, BL = 4)
(input)
(input)
Read cycle to Power Down Mode
CLK
PD
CLK
DQ
DQ
QS
QS
DS
DS
Note: PD must be kept "High" level until end of Burst data output.
RDA
UA
0
Low
Hi-Z
Hi-Z
In Power Down Mode, PD "Low" and a stable clock signal must be maintained.
When PD is brought to "High", a valid executable command may be applied l
PD should be brought to "High" within t
LAL
LA
1
2
CL = 4
CL = 4
3
4
5
Q0 Q1 Q2 Q3
Q0 Q1 Q2 Q3
DESL
REFI
t
6
QPDH
(max.) to maintain the data written into cell.
t
IH
Power Down Entry
7
t
IS
8
I
PD
= 2 cycle
9
l
RC(min)
10
TC59LM836DKG-33,-40
, t
REFI(max)
PDA
n-2
cycles later.
n-1
2005-11-08 43/65
Power Down Exit
n
Hi-Z
Hi-Z
DESL
n+1
Rev 1.4
I
t
PDA
PDEX
n+2
WRA
RDA
UA
or

Related parts for tc59lm836dkg