xr17v254 Exar Corporation, xr17v254 Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr17v254
Manufacturer Part Number
xr17v254
Description
66mhz Pci Bus Quad Uart With Power Management Support
Manufacturer
Exar Corporation
Datasheet
1.XR17V254.pdf
(70 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xr17v254IV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr17v254IV-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
REV. 1.0.0
The Device Configuration Registers provide easy programming of general operating parameters to the V254
and for monitoring the status of various functions. These registers control or report on all 4 channel UARTs
functions that include interrupt control and status, 16-bit general purpose timer control and status, multipurpose
inputs/outputs control and status, sleep mode control, soft-reset control, and device identification and revision,
and others. Tables
registers is described in detail in the following paragraphs.
1.6
A
DDRESS
Ox08C
Ox08D
Ox080
Ox081
Ox082
Ox083
Ox084
Ox085
Ox086
Ox087
Ox088
Ox089
Ox08A
Ox08B
Ox08E
Ox08F
Ox090
Ox091
Ox092
Ox093
Device Configuration Registers
[A7:A0]
T
ABLE
6
and
TIMERCNTL
INT2 [23:16]
INT3 [31:24]
TIMERMSB
INT1 [15:8]
TIMERLSB
INT0 [7:0]
MPIOSEL
R
8XMODE
MPIOLVL
MPIOINV
MPIOINT
MPIO3T
6: D
RESET
TIMER
SLEEP
EGISTER
REGA
DREV
REGB
DVID
7
EVICE
below show these registers in BYTE and DWORD alignment. Each of these
66MHZ PCI BUS QUAD UART WITH POWER MANAGEMENT SUPPORT
C
ONFIGURATION
Read-only Interrupt [7:0]
Read-only
Read-only
Read-only
Read/Write Timer Control
Reserved
Read/Write Timer LSB
Read/Write Timer MSB
Read/Write
Reserved
Write-only Self clear bits after executing Reset
Read/Write Sleep mode
Read-only Device revision
Read-only Device identification
Write-only
Read/Write MPIO interrupt mask
Read/Write MPIO level control
Read/Write MPIO output control
Read/Write MPIO input polarity select
Read/Write MPIO select
R
R
EAD
15
EGISTERS SHOWN IN
/W
RITE
C
OMMENT
BYTE
ALIGNMENT
Bits [7:0] = Current Rev.
Bits [7:0] = 0xFF
Bits [7:0] = 0x00
Bits [7:0] = 0x00
Bits [7:0] = 0x00
Bits [7:0] = 0x00
Bits [7:0] = 0x00
Bits [7:0] = 0x00
Bits [7:0] = 0x00
Bits [7:0] = 0x00
Bits [7:0] = 0x00
Bits [7:0] = 0x44
Bits [7:0] = 0x00
Bits [7:0] = 0x00
Bits [7:0] = 0x00
Bits [7:0] = 0x00
Bits [7:0] = 0x00
Bits [7:0]= 0x00
Bits [7:0]= 0x00
Bits [7:0]= 0x00
RESET STATE
XR17V254