s71ws512ne0bfwzz Meet Spansion Inc., s71ws512ne0bfwzz Datasheet - Page 106

• Manufacturer Part Number: s71ws512ne0bfwzz
• Description: Stacked Multi-chip Product Mcp Flash Memoy And Psram Cmos 1.8 Volt, Simultaneous Operation, Burst Mode Flash Memory And Pseudo-static Ram
• Manufacturer: Meet Spansion Inc.

FUNCTIONAL DESCRIPTION (Continued)
106
CLK
OE#
DQ
WAIT#
CLK
WE#
DQ
WAIT#
Burst Read Suspend
Burst Write Suspend
Burst read operation can be suspended by OE# High pulse. During burst read
operation, OE# brought to High suspends burst read operation. Once OE# is
brought to High with the specified set up time against clock where the data being
suspended, the device internal counter is suspended, and the data output become
high impedance after specified time duration. It is inhibited to suspend the first
data out at the beginning of burst read.
OE# brought to Low resumes burst read operation. Once OE# is brought to Low,
data output become valid after specified time duration, and internal address
counter is reactivated. The last data out being suspended as the result of OE#=H
and first data out as the result of OE#=L are the from the same address.
Burst write operation can be suspended by WE# High pulse. During burst write
operation, WE# brought to High suspends burst write operation. Once WE# is
brought to High with the specified set up time against clock where the data being
suspended, device internal counter is suspended, data input is ignored. It is
inhibited to suspend the first data input at the beginning of burst write.
WE# brought to Low resumes burst write operation. Once WE# is brought to Low,
data input become valid after specified time duration, and internal address counter
is reactivated. The write address of the cycle where data being suspended and
the first write address as the result of WE#=L are the same address.
Burst write suspend function is available when the device is operating in WE#
level controlled burst write only.
High
t
CKTV
t
AC
t
DSCK
Q
D
t
t
1
1
t
CKOH
CKWH
DHCK
t
CKQX
t
t
OSCK
WSCK
Q
D
t
2
2
OHZ
128Mb pSRAM
P r e l i m i n a r y
t
t
CKOH
CKWH
t
OLZ
t
t
OSCK
WSCK
t
AC
t
t
D-
DSCK
Q
D
2
2
t
t
t
DHCK
AC
CKQX
t
t
D-
DSCK
Q
D
S71WS512NE0BFWZZ_00_A1 June 28, 2004
3
3
t
t
t
DHCK
AC
CKQX
t
DSCK
Q
D
4
4