ST72F63 STMICROELECTRONICS [STMicroelectronics], ST72F63 Datasheet - Page 117

no-image

ST72F63

Manufacturer Part Number
ST72F63
Description
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F63
Manufacturer:
ST
0
Part Number:
ST72F631BK4
Manufacturer:
ST
0
Part Number:
ST72F631K4B1
Manufacturer:
ST
0
Part Number:
ST72F638K2M1
Manufacturer:
ST
0
Part Number:
ST72F638K4B1
Manufacturer:
ST
0
Company:
Part Number:
ST72F63BE2M1
Quantity:
32
Part Number:
ST72F63BH6T1
Manufacturer:
TI
Quantity:
10
COMMUNICATION INTERFACE CHARACTERISTICS (Cont’d)
13.10.2 SCI - Serial Communications Interface
Subject to general operating condition for V
f
13.10.3 I
Refer to I/O port characteristics for more details on
the input/output alternate function characteristics
(SDAI and SCLI).
(Subject to general operating conditions for V
Notes:
1. Data based on standard I
2. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined
region of the falling edge of SCL.
3. The maximum hold time of the START condition has only to be met if the interface does not stretch the low period of
SCL signal.
CPU
t
Symbol
f
f
w(STO:STA)
Tx
Rx
Symbol
t
t
t
t
t
w(SCLH)
w(SCLL)
t
t
su(SDA)
t
t
su(STO)
t
t
su(STA)
h(SDA)
h(STA)
r(SDA)
r(SCL)
f(SDA)
f(SCL)
C
, and T
b
2
Communication frequency 8MHz
C - Inter IC Control Interface
A
SCL clock low time
SCL clock high time
SDA setup time
SDA data hold time
SDA and SCL rise time
SDA and SCL fall time
START condition hold time
Repeated START condition setup time
STOP condition setup time
STOP to START condition time (bus free)
Capacitive load for each bus line
unless otherwise specified.
Parameter
2
C protocol requirement, not tested in production.
Parameter
f
CPU
vs. Standard
~0.16%
Accuracy
DD
DD
, f
,
OSC
Conditions
, and T
Refer to I/O port characteristics for more details on
the input/output alternate function characteristics
(RDI and TDO).
The ST7 I
the Standard I
scribed in the following table.
Conventional Mode
TR (or RR)=128, PR=13
TR (or RR)= 32, PR=13
TR (or RR)= 16, PR=13
TR (or RR)= 8, PR=13
TR (or RR)= 4, PR=13
TR (or RR)= 16, PR= 3
TR (or RR)= 2, PR=13
TR (or RR)= 1, PR=13
Standard mode I
Min
250
0
4.7
4.0
4.0
4.7
4.0
4.7
A
Prescaler
3)
unless otherwise specified)
1)
2
C interface meets the requirements of
Max
1000
2
300
400
C communication protocol de-
2
1)
C
20+0.1C
20+0.1C
Standard
Min
100
0
Fast mode I
1.3
0.6
0.6
0.6
0.6
1.3
10400
19200
38400
1200
2400
4800
9600
2)
300
1)
b
b
~10416.67
~19230.77
~38461.54
~1201.92
~2403.84
~4807.69
~9615.38
Max
900
Baud
~300.48
Rate
300
300
400
2
C
ST7263B
3)
1)
117/132
Unit
Unit
ms
Hz
pF
ns
ns
s
s

Related parts for ST72F63