STLC5411 ST Microelectronics, STLC5411 Datasheet - Page 45
![no-image](/images/no-image-200.jpg)
STLC5411
Manufacturer Part Number
STLC5411
Description
2B1Q U INTERFACE DEVICE
Manufacturer
ST Microelectronics
Datasheet
1.STLC5411.pdf
(72 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STLC5411FN
Manufacturer:
ST
Quantity:
3 064
Part Number:
STLC5411FN-X
Manufacturer:
ST
Quantity:
20 000
Part Number:
STLC5411P
Manufacturer:
ST
Quantity:
20 000
CTC Corrupted Transmit CRC Control
Configuration Register 5 (CR5)
Significant in GCI only.
After reset: FFH
IO4, IO3, IO2, IO1 Input/Output select for I/O pins
(14, 15, 16, 18)
D4, D3, D2, D1 I/O pin logical level com-
mand/status.
D4, D3, D2, D1 bits are associated with IO4, IO3,
IO2, IO1 pins respectively. When IOi pin is selected
as an output, the associated Di bit can be written to
control the logical level of the output; Di equals 1
commands a high level on IOi. When IOi pin is se-
lected as an input, the associated Di bit indicates
the status of the input; Di equals one indicates a
high level on IOi. CR5 register is buffered in the in-
terrupt stack each time a status change is detected
on an input. It is also possible to read-back at any
time CR5.
Configuration register 6 (CR6)
After reset: 0FH
T15E Timer 15 seconds extension
Note: the T15D bit in CR3 register enables or
desables the T4/T5 timer independently of
theT15E bit.
T15E
MOB = 1: All interrupts issued from RXM4,
CTC = 0: Allows the normal calculation of the
CTC = 1: The CRC result transmitted to the line
IOi = 1: IOi pin is selected as an input. An on-
IOi = 0: IOi pin is selected as an output.
T15E = 0: The on chip T4 or T6 timer is done for
T15E = 1: The on chip T4 or T5 timer is
IO4
ACTA
IO3
chip pull up resistor ensures a stable
logical 1 at power-on reset or if IOi pin
is not connected to stable source.
Each
independentlyfrom the others.
CRC for the transmitted data to the line.
in the next Superframe is inverted.
This ensure transmission of corrupted
CRC as long as CTC equal 1.
UT
RXM56
masked. It is still possible to read
these registers via RXOH.
the ANSI standard: 15 seconds.
extended to 20 seconds.
IO2
PUPAUT
I/O
IO1
RXEOC
pin
QM AIS
D4
can
and
D3
TFB0
be
CR5
D2
RFS LFS
selected
D1
are
ACTAUT: Activation Automatic
PUPAUT PUP Automatic
Notes if ACTAUT is set to 1, from a power down
state a 10KHz tone automatically starts the acti-
vation.
QM Quiet mode.
AIS Analog Interface Select.
TFB0 Transmit febe equal 0
RFS Remote febe select.
Please report to the figure 10. RFS is usefull in
report application to transfert or not the anomalies
ACTAUT = 1: If UID is powered up, a 10KHz
ACTAUT = 0 A detection of a 10KHz tone from
PUPAUT = 1: If UID is powered up, a 10KHz
PUPAUT = 0: A detection of a 10KHz tone from
QM = 1: has the same effect of the QM primitive
QM = 0: no effect.
AIS = 1: selects an analog interface using 27mh
AIS = 0: selects an analog interface using 15mh
TFB0 = 0: A permanent febe bit = 0 is sent on
TFB0 = 1: The febe bit sent on the line is
command enterred in TXACT register.
An or logic is done with the QM bit and
the QM primitive. The goal of this bit is
to allow a quiet mode for an UID in
power down state in some applications.
transformer.
transformer
the line as long as TFB0 = 0
normaly computed.
the line does not power up the
device: UID waits a PUP primitive
command.
tone from the line allows an
automatic power up of the UID.
tone from the line starts the
activation without need of extra
commands (like AR), except when
QM (Quiet mode) is enterred.
the
activation: UID waits a primitive
command (normaly AR).
line does
not
STLC5411
start the
45/72