Z8S180 Zilog., Z8S180 Datasheet - Page 111
Z8S180
Manufacturer Part Number
Z8S180
Description
ENHANCED Z180 MICROPROCESSOR
Manufacturer
Zilog.
Datasheet
1.Z8S180.pdf
(326 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z8S18010FSCZ180
Manufacturer:
ZILOG
Quantity:
748
Company:
Part Number:
Z8S18010FSG
Manufacturer:
Zilog
Quantity:
426
Company:
Part Number:
Z8S18010PSG
Manufacturer:
Zilog
Quantity:
48
Company:
Part Number:
Z8S18010VEC
Manufacturer:
ZILOG
Quantity:
12 388
Company:
Part Number:
Z8S18010VSC
Manufacturer:
ZILOG
Quantity:
250
- Current page: 111 of 326
- Download datasheet (2Mb)
9 6
UM005001-ZMP0400
Bit
Position Bit/Field R/W
6
5
4
3
2
Z 8018x Fam il y
M PU Us e r M anual
DE0
DWE1
DWE0
DIE1
DIE0
R/W
W
W
R/W
Value
Description
Enable Channel 0 — When DE0 = 1 and DME = 1,
channel 0 DMA is enabled. When a DMA transfer
terminates BCR0 = 0), DE0: is reset to 0 by the DMAC.
When DE0 = 0 and the DMA interrupt is enabled (DIE0 =
1), a DMA interrupt request is made to the CPU.
To perform a software write to DE0, DWE0 must be written
with 0 during the same register write access. Writing DE0 to
0 disables channel 0 DMA. Writing DE0 to 1 enables
channel 0 DMA and automatically sets DME (DMA Main
Enable) to 1. DE0 is cleared to 0 during RESET.
Bit Write Enable 1 — When performing any software
write to DEI, DWE1 must be written with 0 during the
same access. DWE1 write value of 0 is not held and
DWE1 is always read as 1.
Bit Write Enable 0 — When performing any software
write to DE0, DWE0 must be written with 0 during the
same access. DWE0 write value of 0 is not held and
DWE0 is always read as 1.
DMA Interrupt Enable Channel 1 — When DIE1 is set
to 1, the termination channel 1 DMA transfer (indicated
when DE1 is 0) causes a CPU interrupt request to be
generated. When DIE1 is 0, the channel 1 DMA
termination interrupt is disabled. DIE1 is cleared to 0
during RESET.
DMA Interrupt Enable Channel 0 — When DIE0 is set
to 1, the termination channel 0 of DMA transfer
(indicated when DE0 is 0) causes a CPU interrupt request
to be generated. When DIE0 is 0, the channel 0 DMA
termination interrupt is disabled. DIE0 is cleared to 0
during RESET.
Related parts for Z8S180
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
40-Pin Low-Cost Digital Television Controller
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
40-PIN LOW-COST DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
TELEVISION CONTROLLERS
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
Z8 Digital Television Controllers
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER IN-CIRCUIT EMULATOR (ICE) DEVICE
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
IPC INTELLIGENT PERIPHERAL CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
NMOS/CMOS Z80 PIO PARALLEL INPUT/OUTPUT
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
NMOS/CMOS Z80 CTC COUNTER/TIMER CIRCUIT
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
SERIAL INPUT/OUTPUT CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
Digital Television Controller
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
16-BIT DIGITAL SIGNAL PROCESSORS
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
16-Bit Digital Signal Processors
Manufacturer:
Zilog.
Datasheet: