Z8S180 Zilog., Z8S180 Datasheet - Page 136
Z8S180
Manufacturer Part Number
Z8S180
Description
ENHANCED Z180 MICROPROCESSOR
Manufacturer
Zilog.
Datasheet
1.Z8S180.pdf
(326 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z8S18010FSCZ180
Manufacturer:
ZILOG
Quantity:
748
Company:
Part Number:
Z8S18010FSG
Manufacturer:
Zilog
Quantity:
426
Company:
Part Number:
Z8S18010PSG
Manufacturer:
Zilog
Quantity:
48
Company:
Part Number:
Z8S18010VEC
Manufacturer:
ZILOG
Quantity:
12 388
Company:
Part Number:
Z8S18010VSC
Manufacturer:
ZILOG
Quantity:
250
- Current page: 136 of 326
- Download datasheet (2Mb)
Bit
Position Bit/Field R/W
5
4
3
2
1
PE
FE
RIE
DCD0
TDRE
R
R
R/W
R
R
Value
Description
Parity Error — PE is set to 1 when a parity error is
detected on an incoming data byte and ASCI parity
detection is enabled (the MOD1 bit of CNTLA is set to
1). PE is cleared to 0 when the EFR bit (Error Flag Reset)
of CNTLA is written to 0, when DCD0 is High, in
IOSTOP mode, and during RESET.
Framing Error — If a receive data byte frame is
delimited by an invalid stop bit (that is, 0, should be 1),
FE is set to 1. FE is cleared to 0 when the EFR bit (Error
Flag Reset) of CNTLA is written to 0, when DCD0 is
High, in IOSTOP mode, and during RESET.
Receive Interrupt Enable — RIE must be set to 1 to
enable ASCI receive interrupt requests. When RIE is 1, if
any of the flags RDRF, OVRN, PE, or FE become set to
1, an interrupt request is generated. For channel 0, an
interrupt is also generated by the transition of the external
DCD0 input from Low to High.
Data Carrier Detect — Channel 0 has an external
DCD0
DCD
(STAT0, following the
HIGH to LOW and during RESET. When
receiver unit is reset and receiver operation is inhibited.
Transmit Data Register Empty — TDRE = 1 indicates
that the TDR is empty and the next transmit data byte is
written to TDR. After the byte is written to TDR, TDRE
is cleared to 0 until the ASCI transfers the byte from TDR
to the TSR and then TDRE is again set to 1. TDRE is set
to 1 in IOSTOP mode and during RESET. When the
external
0 input is HIGH. It is cleared to 0 on the first read of
input pin. The
CTS
input is High, TDRE is reset to 0.
DCD0
DCD0
bit is set to 1 when the
input transition from
M PU Us e r M anual
UM005001-ZMP0400
Z 8018x Fam il y
DCD0
is 1,
121
Related parts for Z8S180
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
40-Pin Low-Cost Digital Television Controller
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
40-PIN LOW-COST DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
TELEVISION CONTROLLERS
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
Z8 Digital Television Controllers
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER IN-CIRCUIT EMULATOR (ICE) DEVICE
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
IPC INTELLIGENT PERIPHERAL CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
NMOS/CMOS Z80 PIO PARALLEL INPUT/OUTPUT
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
NMOS/CMOS Z80 CTC COUNTER/TIMER CIRCUIT
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
SERIAL INPUT/OUTPUT CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
Digital Television Controller
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
16-BIT DIGITAL SIGNAL PROCESSORS
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
16-Bit Digital Signal Processors
Manufacturer:
Zilog.
Datasheet: