Z8S180 Zilog., Z8S180 Datasheet - Page 164
Z8S180
Manufacturer Part Number
Z8S180
Description
ENHANCED Z180 MICROPROCESSOR
Manufacturer
Zilog.
Datasheet
1.Z8S180.pdf
(326 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z8S18010FSCZ180
Manufacturer:
ZILOG
Quantity:
748
Company:
Part Number:
Z8S18010FSG
Manufacturer:
Zilog
Quantity:
426
Company:
Part Number:
Z8S18010PSG
Manufacturer:
Zilog
Quantity:
48
Company:
Part Number:
Z8S18010VEC
Manufacturer:
ZILOG
Quantity:
12 388
Company:
Part Number:
Z8S18010VSC
Manufacturer:
ZILOG
Quantity:
250
- Current page: 164 of 326
- Download datasheet (2Mb)
Bit
Position Bit/Field R/W
4
2
–
0
TE
SS2
–
0
CSI/O Transmit/Receive Data Register (TRDR: I/O
Address = 0BH).
TRDR is used for both CSI/O transmission and reception. Thus, the
system design must insure that the constraints of half-duplex operation
are met (Transmit and receive operation cannot occur simultaneously).
For example, if a CSI/O transmission is attempted while the CSI/O is
receiving data, the CSI/O does not work.
TRDR is not buffered. Attempting to perform a CSI/O transmit while the
previous transmit data is still being shifted out causes the shift data to be
immediately updated, thereby corrupting the transmit operation in
progress. Similarly, reading TRDR during a transmit or receive must be
avoided.
R/W
R/W
Value
Description
Transmit Enable — A CSI/O transmit operation is
started by setting TE to 1. When TE is set to 1, the data
clock is enabled. When in internal clock mode, the data
clock is output from the CKS pin. In external clock mode,
the clock is input on the CKS pin. In either case, data is
shifted out on the TXS pin synchronous with the (internal
or external) data clock. After transmitting 8 bits of data,
the CSI/O automatically clears TE to 0, EF is set to 1, and
an interrupt (if enabled by EIE = 1) is generated. TE and
RE are never both set to 1 at the same time. TE is cleared
to 0 during RESET and IOSTOP mode.
Speed Select — Selects the CSI/O transmit/receive clock
source and speed. SS2, SS I and SS0 are all set to 1 during
RESET. Table 22 shows CSI/O Baud Rate Selection.
M PU Us e r M anual
UM005001-ZMP0400
Z 8018x Fam il y
149
Related parts for Z8S180
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
40-Pin Low-Cost Digital Television Controller
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
40-PIN LOW-COST DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
TELEVISION CONTROLLERS
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
Z8 Digital Television Controllers
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER IN-CIRCUIT EMULATOR (ICE) DEVICE
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
IPC INTELLIGENT PERIPHERAL CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
NMOS/CMOS Z80 PIO PARALLEL INPUT/OUTPUT
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
NMOS/CMOS Z80 CTC COUNTER/TIMER CIRCUIT
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
SERIAL INPUT/OUTPUT CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
Digital Television Controller
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
16-BIT DIGITAL SIGNAL PROCESSORS
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
16-Bit Digital Signal Processors
Manufacturer:
Zilog.
Datasheet: