PEB20534H-10 SIEMENS [Siemens Semiconductor Group], PEB20534H-10 Datasheet - Page 358

no-image

PEB20534H-10

Manufacturer Part Number
PEB20534H-10
Description
DMA Supported Serial Communication Controller with 4 Channels DSCC4
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB20534H-10-V2.1
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB20534H-10-V2.1
Manufacturer:
PHILIPS
Quantity:
5 510
Part Number:
PEB20534H-10V2.1
Manufacturer:
MICRON
Quantity:
78
Semiconductor Group
SSCREN
SSCRE
SSCTEN
SSCTE
SSCPO
SSC Receive Error Enable
This bit selects whether the SSC ignores or checks receive errors:
SSCREN
=’0’
SSCREN
=’1’
SSC Receive Status Flag
This bit indicates a receive error:
SSCRE=’0’
SSCRE=’1’
SSC Transmit Error Enable
This bit selects whether the SSC ignores or checks transmit errors:
SSCTEN
=’0’
SSCTEN
=’1’
SSC Transmit Status Flag
This bit indicates a transmit error:
SSCTE=’0’
SSCTE=’1’
SSC Polarity Control
This bit selects the polarity of the clock:
SSCPO=’0’
SSCPO=’1’
No transmit error is detected.
The SSC ignores receive errors.
The SSC checks receive errors.
No receive error is detected.
A receive error is detected, i.e. reception is completed
before the receive buffer was read by the CPU.
The SSC ignores transmit errors.
The SSC checks transmit errors.
A transmit error is detected, i.e. transmission starts before
the transmit buffer has been updated by the CPU.
The idle clock line is ’low’. Leading clock edge is a low-to-
high transition.
The idle clock line is ’high’. Leading clock edge is a high-
to-low transition.
358
Detailed Register Description
(configuration mode)
(configuration mode)
(configuration mode)
(operation mode)
(operation mode)
Data Sheet 09.98
PEB 20534

Related parts for PEB20534H-10