AN983 ETC [List of Unclassifed Manufacturers], AN983 Datasheet - Page 5

no-image

AN983

Manufacturer Part Number
AN983
Description
PCI/miniPCI-to-Ethernet LAN Controller
Manufacturer
ETC [List of Unclassifed Manufacturers]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AN983B
Manufacturer:
ADMTEK
Quantity:
672
Part Number:
AN983B
Manufacturer:
ADMTEK
Quantity:
1 000
Part Number:
AN983B
Manufacturer:
INFIN
Quantity:
1 000
Part Number:
AN983B
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
AN983B
Quantity:
98
Part Number:
AN983B-BG-T-V8
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
AN983BLX-BG-T-V1
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
AN983BX-BG-R-V1
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
AN983BX-BG-T-V1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
AN983BX-BG-T-V8
Manufacturer:
LANTIQ
Quantity:
800
Part Number:
AN983X-AH-T-21
Manufacturer:
CY
Quantity:
1 045
8. FUNCTIONAL DESCRIPTIONS............................................................................. 56
Rev. 1.8
7.3. PHY Registers (ACCESSED by csr9 MDI/MMC/MDO/MDC) ......................... 47
7.4. Descriptors and Buffer Management................................................................. 51
8.1 Initialization Flow............................................................................................... 56
8.2 Network Packet Buffer Management .................................................................. 57
8.3 Transmit Scheme and Transmit Early Interrupt ................................................. 61
8.4 Receive scheme and Receive early interrupt scheme.......................................... 63
8.5 Network Operation.............................................................................................. 65
CSR26 (offset = a8h) - PAR1, physical address register 1............................... 44
CSR27 (offset = ach) - MAR0, multicast address register 0 ............................ 45
CSR28 (offset = b0h) - MAR1, multicast address register 1............................ 45
Operation Mode Register (Memory base offset 0FCh) .................................... 46
7.3.1. Transceiver registers Descriptions .......................................................... 47
7.4.1 Receive descriptor.................................................................................... 52
RDES0 .............................................................................................................. 52
RDES1 .............................................................................................................. 53
RDES2 .............................................................................................................. 53
RDES3 .............................................................................................................. 53
7.4.2. Transmit Descriptor ................................................................................ 53
TDES0............................................................................................................... 54
TDES1............................................................................................................... 54
TDES2............................................................................................................... 55
TDES3............................................................................................................... 55
8.2.1 Descriptor Structure Types ...................................................................... 57
8.2.2 The point of descriptor management ....................................................... 59
8.3.1 Transmit flow........................................................................................... 61
8.3.2 Transmit pre-fetch data flow.................................................................... 61
8.3.3 Transmit early interrupt Scheme.............................................................. 62
8.5.1 MAC Operation ....................................................................................... 65
8.5.2 Transceiver Operation.............................................................................. 66
7.4.1.1 Receive Descriptor Table.............................................................. 52
7.4.1.2 Receive Descriptor Descriptions................................................... 52
7.4.2.1. Transmit Descriptor Table ........................................................... 53
7.4.2.2. Transmit Descriptor Descriptions ................................................ 54
AN983B
www.admtek.com.tw
ADMtek Inc.
PCI/miPCI Fast Ethernet Controller with integrated PHY
5

Related parts for AN983