AN983 ETC [List of Unclassifed Manufacturers], AN983 Datasheet - Page 73

no-image

AN983

Manufacturer Part Number
AN983
Description
PCI/miniPCI-to-Ethernet LAN Controller
Manufacturer
ETC [List of Unclassifed Manufacturers]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AN983B
Manufacturer:
ADMTEK
Quantity:
672
Part Number:
AN983B
Manufacturer:
ADMTEK
Quantity:
1 000
Part Number:
AN983B
Manufacturer:
INFIN
Quantity:
1 000
Part Number:
AN983B
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
AN983B
Quantity:
98
Part Number:
AN983B-BG-T-V8
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
AN983BLX-BG-T-V1
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
AN983BX-BG-R-V1
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
AN983BX-BG-T-V1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
AN983BX-BG-T-V8
Manufacturer:
LANTIQ
Quantity:
800
Part Number:
AN983X-AH-T-21
Manufacturer:
CY
Quantity:
1 045
8.8 WAKE ON LAN FUNCTION
8.8.1 THE MAGIC PACKET FORMAT
8.8.2 THE WAKE ON LAN OPERATION
8.9 ACPI POWER MANAGEMENT FUNCTION
Rev. 1.8
contains to default value then clear the bit 15 of PHY register 0 to 0.
The AN983B can assert a signal to wake up the system when it received a Magic Packet from the
network. The Wake on LAN operation is described as follow.
The Wake on LAN enable function is controlled by bit 18 of CSR18; it is loaded from EEPROM
after reset or programmed by driver to enable Wake on LAN function. If the bit 18 of CSR18 is set
and the AN983B receive a Magic Packet, it will assert the PME# signal (drive to low) to indicate
receiving a wake up frame as well as to set the PME status bit (the bit 15 of CSR20).
The AN983B has a built-in capability for Power Management (PM), which controlled by the host
system
The AN983B will provide:
Compatibility with Device Class Power Management Reference
Specification, Rev1.09
Compatibility with ACPI specification, Rev 1.0
Compatibility with PCI Bus Power Management Interface Specification,
Rev 1.1
Compatibility with AMD Magic Packet™ Technology.
Valid destination address that can pass the address filter of the AN983B
The payload of frame must include at least 6 contiguous ‘FF’ followed immediately by
16 repetitions of IEEE address.
The frame can contain multiple ‘six FF + sixteen IEEE address’ pattern.
CRC OK
AN983B
www.admtek.com.tw
ADMtek Inc.
PCI/miPCI Fast Ethernet Controller with integrated PHY
73

Related parts for AN983