AM7968 AMD [Advanced Micro Devices], AM7968 Datasheet - Page 42

no-image

AM7968

Manufacturer Part Number
AM7968
Description
TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Manufacturer
AMD [Advanced Micro Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM7968-125/DMC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-125/LKC
Manufacturer:
MOT
Quantity:
2
Part Number:
AM7968-125/LKC
Manufacturer:
AMD
Quantity:
8
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
960
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
960
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
247
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
2 199
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-125DI
Manufacturer:
AMD
Quantity:
1 275
Part Number:
AM7968-125DMB
Manufacturer:
AMD
Quantity:
2 130
Part Number:
AM7968-125JC
Manufacturer:
AMD
Quantity:
518
Part Number:
AM7968-125JC
Manufacturer:
AMD
Quantity:
2 186
Part Number:
AM7968-175JC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-175JCD
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968.69-125JC
Manufacturer:
AMD
Quantity:
20 000
38
Notes:*
10. For the TAXI Transmitter, “n” is determined by the following table:
11. t 6 (Internal Byte Boundary to CLK ) is created by the variation of internal STRB propagation delays relative to internal byte
12. X1 Pulse Width is measured at a point where CLK output equals t 2 or t 3 .
13. For the TAXI Transmitter, ‘Data’ is either DI0 – DI7, DI8/CI3, DI9/CI2, CI0 – CI1. For the TAXI Receiver, ‘STRB’ is either
14. For the TAXI Receiver, ‘n’ is determined by the state of the DMS and SERIN–
1. For conditions shown as Min or Max use the appropriate value specified under operating range.
2. The clock fall to serial output delay is typically 3 bit times.
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. If the CNB to CLK setup time is violated, IGM will stay LOW.
6. Voltage applied to either SERIN pins must not be above V CC nor below +2.5 V to assure proper operation.
7. t
8. If t 11 is not met, ACK response and timing are not guaranteed, but data will still be latched on STRB (see t 4 ).
9. Measured with device in Test mode while monitoring output logic states.
boundaries over temperatures and V CC . The internal byte boundary determines the byte in which data will come out
(SEROUT ). If STRB occurs before the byte boundary, then the data will be sent out two bytes later. If STRB occurs after the
byte boundary, then the output data will be delayed by one additional byte.
CSTRB or DSTRB and ‘Data’ is either DO0 – DO7, DO8/CO3, DO9/CO2, CO0 – CO1.
inputs. When SERIN– is held below V
4
AMD
guarantees that data is latched. ACK (t 11 ) timing may not be valid.
1
2
Open
DMS
GND
VCC
or
VCC
1
2
Open
DMS
GND
VCC
or
VCC
THT
< V
< V
< V
> 2.5 V
> 2.5 V
> 2.5 V
max or left open, n=1. When SERIN– is held above 0.25 V and when:
GND/VCC
GND/VCC
GND/VCC
THTMAX
THTMAX
THTMAX
OPEN
OPEN
OPEN
TLS
SERIN–
Am7968/Am7969
or OPEN
or OPEN
or OPEN
n = 1;
n = 10;
n = 1;
n = 11;
n = 1;
n = 12;
n = 1;
n = 10;
n = 1;
n = 1;
n = 12;
n = 11;
8 Bit
Test Mode 2
8 Bit
Local/Test Mode 1
9 Bit
Test Mode 2
9 Bit
Local/Test Mode 1
10 Bit
Test Mode 2
10 Bit
Local/Test Mode 1
“n”
8 Bit
Test Mode
8 Bit
Local Mode
9 Bit
Test Mode
9 Bit
Local Mode
10 Bit
Test Mode
10 Bit
Local Mode
“n”

Related parts for AM7968