AM7968 AMD [Advanced Micro Devices], AM7968 Datasheet - Page 63

• Manufacturer Part Number: AM7968
• Description: TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
• Manufacturer: AMD [Advanced Micro Devices]

4.0 CLOCK GENERATION AND DISTRIBUTION
The serial baud rate for the Am7968 Transmitter is derived from a byte rate frequency
source. The TAXI Receiver must run at the same frequency as the TAXI Transmitter.
The relationship between serial baud rate and data byte rate depends on the width of
the transmitted data. For 8-bit data, the byte rate is multiplied by 10 to obtain the serial
clock rate. Since the maximum operating frequency is 125 MHz and the minimum
frequency is 40 MHz, the byte rate frequency range for 8-bit data is between 4.0 and
12.5 MHz. The multipliers for 9 and 10 bit data widths are 11 and 12 respectively. The
following table summarizes the byte rate frequency ranges for each data width selected.
The source of byte rate frequency can be either from the built-in crystal oscillator or from
a TTL clock signal. The maximum allowable mismatch between Transmitter and
Receiver frequency sources is 0.1%. This tolerance is derived from the PLL architec-
ture in the TAXI Receiver, and from considerations of crystal accuracy. More information
on crystal specifications and available distributors can be found in Appendix C, TAXI TIP
#89-05, TAXIchip set crystal specification .
When there is no incoming data, the Receiver PLL has no serial data stream to track.
This situation can arise if the Transmitter has not been powered up, or if the transmis-
sion medium is disconnected. In this case the VCO will drift to a frequency determined
by internal component tolerances. When data appears at the Receiver serial input, the
loop must acquire lock from this resting frequency. The worst case frequency offset and
the capture range of the PLL are designed to allow frequency mis-matching between
Transmitter and Receiver of 0.1%, since this accuracy is achievable with inexpensive
available crystals.
4.1 TAXI Transmitter Clock Connections
The byte rate frequency source drives a multiplying PLL to create an internal bit rate
clock which is used for timing all internal logic. The X1 and X2 pins are used to input the
byte rate frequency source to the Transmitter. Their exact usage will vary, depending on
type of frequency source (crystal or external TTL) and mode of TAXI Transmitter
operation (Local or Test).
Data Width
Data Width
10
10
8
9
8
9
TAXIchip Integrated Circuits Technical Manual
Am7968/Am7969-125
Am7968/Am7969-175
PLL Multiplier
PLL Multiplier
10
11
10
11
12
2
11.37 – 15.90 MHz
10.42 – 14.58 MHz
4.00 – 12.50 MHz
3.64 – 11.36 MHz
3.33 – 10.42 MHz
12.5 –17.5 MHz
Byte Rate
Byte Rate
AMD
59