AM7968 AMD [Advanced Micro Devices], AM7968 Datasheet - Page 65

no-image

AM7968

Manufacturer Part Number
AM7968
Description
TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Manufacturer
AMD [Advanced Micro Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM7968-125/DMC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-125/LKC
Manufacturer:
MOT
Quantity:
2
Part Number:
AM7968-125/LKC
Manufacturer:
AMD
Quantity:
8
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
960
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
960
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
247
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
2 199
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-125DI
Manufacturer:
AMD
Quantity:
1 275
Part Number:
AM7968-125DMB
Manufacturer:
AMD
Quantity:
2 130
Part Number:
AM7968-125JC
Manufacturer:
AMD
Quantity:
518
Part Number:
AM7968-125JC
Manufacturer:
AMD
Quantity:
2 186
Part Number:
AM7968-175JC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-175JCD
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968.69-125JC
Manufacturer:
AMD
Quantity:
20 000
AMD
using the Sync symbol to define byte boundaries. If the byte boundaries must be
re-aligned (on power-up or re-acquisition of signal), the logic will ensure that the CLK is
stretched (never shortened) upon re-sync to the new byte alignment. Due to this
behavior, the CLK output from the Receiver is not suitable as a direct frequency
reference for another TAXI Transmitter or Receiver. CLK is intended to be used by the
host system as a clock synchronous with the received data.
Figure 4-2
Cascaded Receiver Clock Connections
From Serial Media
SERIN– SERIN+
SERIN– SERIN+
SERIN– SERIN+
RX1
RX2
RX3
DMS
DMS
DMS
V
CC
Am7969
Am7969
Am7969
(Primary Receiver)
CNB
IGM
CNB
IGM
CNB
IGM
N/C
CLK
X2
X1
X2
X1
X2
X1
12.5 MHz
Crystal
OSC
12330E-6
4.2.1 Cascade Mode Receivers (Am7969-125 Only)
When using an on-board TTL clock source, Receivers which are in Cascade mode
should have their X1 pin tied to the Crystal Oscillator and their X2 pin grounded.
Figure 4-2 shows a typical cascaded Receiver clock connection. The frequency source
for the Local mode Receiver should be either a crystal oscillator (as shown) or another
external TTL source. It should not be the CLK output of another Receiver. As discussed
above, the CLK output from the Receiver is not suitable as a frequency source for other
TAXI Receivers.
5.0 INTERFACING WITH THE SERIAL MEDIA
The Am7968/Am7969 TAXlchip set is capable of providing a high speed point-to-point
serial link over fiber-optic, coaxial, or twisted pair media. The choice of the appropriate
medium depends primarily on line length and data rate. This chapter discusses the
issues involved in media choice and the requirements for driving different types of
media.
Any TAXIchip set to media interface design must first take into account the electrical
properties of the TAXI Transmitter and TAXI Receiver. The Transmitter serial output
drivers are open emitter, emitter followers which generate pseudo-ECL (PECL) levels
when terminated by pull-down resistors to a voltage more negative than V
. PECL is
OL
ECL referenced to the +5 V supply, so that V
= (5–0.8) and V
= (5–1.8) volts. A safe
OH
OL
termination voltage which guarantees meeting V
is 3 V or less. The Receiver input is a
OL
long-tailed pair which will switch on 50 mV differential input voltage, with a large
61
TAXIchip Integrated Circuits Technical Manual

Related parts for AM7968