AM7968 AMD [Advanced Micro Devices], AM7968 Datasheet - Page 90

no-image

AM7968

Manufacturer Part Number
AM7968
Description
TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Manufacturer
AMD [Advanced Micro Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM7968-125/DMC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-125/LKC
Manufacturer:
MOT
Quantity:
2
Part Number:
AM7968-125/LKC
Manufacturer:
AMD
Quantity:
8
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
960
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
960
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
247
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
2 199
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-125DI
Manufacturer:
AMD
Quantity:
1 275
Part Number:
AM7968-125DMB
Manufacturer:
AMD
Quantity:
2 130
Part Number:
AM7968-125JC
Manufacturer:
AMD
Quantity:
518
Part Number:
AM7968-125JC
Manufacturer:
AMD
Quantity:
2 186
Part Number:
AM7968-175JC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-175JCD
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968.69-125JC
Manufacturer:
AMD
Quantity:
20 000
Figure 7-12
86
AMD
the drive capability of the Transmitter and the termination circuit for multidrop transmis-
sion lines. Similarly, several Transmit bytes can be multiplexed to one Receiver. There
are no drive considerations in this case.
Figure 7-12 shows an example of an unbalanced mode of operation in which one
Transmitter is connected to three Receivers.
Unbalanced Configuration Example: One Transmitter to Three Receivers
Note that in the Unbalanced Configuration, attention has to be given to where a Sync
will be needed. Either the Auto-Repeat Receiver Configuration should be used or a
Sync must be provided every (R + 1) bytes, where R is the number of Receivers
cascaded together. More information on proper use and requirement of SYNC, refer to
Appendix C, TAXI TIP #8903.
8.0 TEST MODE
The Phase Locked Loops (PLLs) in the TAXlchips are designed to run within a fre-
quency range that has been set for maximum efficiency and accuracy. The lower limit of
this frequency range is 40 MHz.
In Test Mode, the PLLs of the Transmitter and the Receiver are disconnected and the
internal clock is applied from an external source. This allows the TAXls to function at a
much slower speed. This mode was designed to simplify the testing of TAXls in an
automatic testing production environment. A by-product of Test Mode is that it allows the
user to run the TAXls in systems that are slower than 4 MHz (the minimum byte rate). In
this mode there is no minimum frequency.
A system that needs to transfer data at LOW byte data rates can normally be imple-
mented without modifying the standard setup, and Test Mode need not be used. When
there is no data to be sent, the TAXlchips will keep the line active by sending Syncs.
V
CC
+
SEROUT
SERIN
CNB
TAXIchip Integrated Circuits Technical Manual
TTL Data IN
X1
8,
9,
10
8,
9,
10
X2
Am7969
IGM
X1
Am7968
SERIN
CNB
Clock
TTL Data OUT
8,
9,
10
Am7969
IGM
X1
SERIN
CNB
OSC
8,
9,
10
12330E-34
Am7969
X1

Related parts for AM7968