DM9008AEP_06 DAVICOM [Davicom Semiconductor, Inc.], DM9008AEP_06 Datasheet - Page 30
![no-image](/images/no-image-200.jpg)
DM9008AEP_06
Manufacturer Part Number
DM9008AEP_06
Description
Ethernet Controller with General Processor Interface
Manufacturer
DAVICOM [Davicom Semiconductor, Inc.]
Datasheet
1.DM9008AEP_06.pdf
(50 pages)
8.3 PHY ID Identifier Register #1 (PHYID1) - 02
The PHY Identifier Registers #1 and #2 work together in a single identifier of the DM9008A. The Identifier
consists of a concatenation of the Organizationally Unique Identifier (OUI), a vendor's model number, and a
model revision number. DAVICOM Semiconductor's IEEE assigned OUI is 00606E.
8.4 PHY ID Identifier Register #2 (PHYID2) - 03
Preliminary
Version: DM9008AEP-DS-P03
Dec. 14, 2006
2.15-2.0
3.15-3.1
3.9-3.4 VNDR_MDL
3.3-3.0
1.2
1.1
1.0
Bit
Bit
0
Jabber detect
MDL_REV
OUI_MSB
OUI_LSB
Bit Name
Bit Name
Link status
capability
Extended
<101110>,
<001010>,
0, RO/LH Jabber Detect
0,RO/LL Link Status
<0181h>
<0000>,
Default
Default
1,RO/P
RO/P
RO/P
RO/P
1 = Valid link is established
0 = Link is not established
The link status bit is implemented with a latching function, so
that the occurrence of a link failure condition causes the link
status bit to be cleared and remain cleared until it is read via
the management interface
1 = Jabber condition detected
0 = No jabber
This bit is implemented with a latching function. Jabber
conditions will set this bit unless it is cleared by a read to this
register through a management interface or a DM9008A reset.
Extended Capability
1 = Extended register capable
0 = Basic register capable only
OUI Most Significant Bits
This register stores bit 3 to 18 of the OUI (00606E) to bit 15
to 0 of this register respectively. The most significant two
bits of the OUI are ignored (the IEEE standard refers to these
as bit 1 and 2)
OUI Least Significant Bits
Bit 19 to 24 of the OUI (00606E) are mapped to bit 15 to 10
of this register respectively
Vendor Model Number
Five bits of vendor model number mapped to bit 9 to 4 (most
significant bit to bit 9)
Model Revision Number
Five bits of vendor model revision number mapped to bit 3
to 0 (most significant bit to bit 4)
Ethernet Controller with General Processor Interface
Description
Description
DM9008AEP
30