PCF2129AT/2,518 NXP Semiconductors, PCF2129AT/2,518 Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
PCF2129AT/2,518
Manufacturer Part Number
PCF2129AT/2,518
Description
Real Time Clock
Manufacturer
NXP Semiconductors
Series
PCF2129r
Datasheet
1.PCF2129AT2518.pdf
(73 pages)
Specifications of PCF2129AT/2,518
Rohs
yes
Function
Clock, Calendar, Alarm, Watchdog, Timestamp
Rtc Bus Interface
I2C, SPI
Date Format
Binary
Time Format
Binary
Supply Voltage - Max
4.2 V
Supply Voltage - Min
1.2 V
Maximum Operating Temperature
+ 60 C
Minimum Operating Temperature
- 15 C
Mounting Style
SMD/SMT
Package / Case
SOP-20
Battery Backup Switching
Yes
Factory Pack Quantity
2000
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCF2129AT/2,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
PCF2129AT
Product data sheet
The setting of the PORO mode requires that POR_OVRD in register Control_1 is set logic
1 and that the signals at the interface pins SDA/CE and SCL are toggled as illustrated in
Figure
Once the override mode is entered, the device is immediately released from the reset
state and the set-up operation can commence.
The PORO mode is cleared by writing logic 0 to POR_OVRD. POR_OVRD must be
logic 1 before a re-entry into the override mode is possible. Setting POR_OVRD logic 0
during normal operation has no effect except to prevent accidental entry into the PORO
mode.
Fig 12. Power-On Reset Override (PORO) sequence, valid for both I
reset override
SDA/CE
12. All timings shown are required minimum.
SCL
power up
8 ms
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 12 February 2013
minimum 500 ns
Integrated RTC, TCXO and quartz crystal
PCF2129AT
2
C-bus and SPI-bus
minimum 2000 ns
© NXP B.V. 2013. All rights reserved.
001aaj326
22 of 73