C8051F960-A-GQ Silicon Labs, C8051F960-A-GQ Datasheet - Page 147
![no-image](/images/no-image-200.jpg)
C8051F960-A-GQ
Manufacturer Part Number
C8051F960-A-GQ
Description
8-bit Microcontrollers - MCU 128KB DC-DC LCD AES
Manufacturer
Silicon Labs
Datasheet
1.C8051F960-A-GQ.pdf
(492 pages)
Specifications of C8051F960-A-GQ
Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
Maximum Clock Frequency
24.5 MHz
Program Memory Size
128 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
1.8 V to 3.8 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
QFP-80
Mounting Style
SMD/SMT
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
C8051F960-A-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Company:
Part Number:
C8051F960-A-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
- Current page: 147 of 492
- Download datasheet (3Mb)
11.1. DMA0 Architecture
The first step in configuring a DMA0 channel is to select the desired channel for data transfer using
DMA0SEL[2:0] bits (DMA0SEL). After setting the DMA0 channel, firmware can address channel-specific
registers such as DMA0NCF, DMA0NBAH/L, DMA0NAOH/L, and DMA0NSZH/L. Once firmware selects a
channel, the subsequent SFR configuration applies to the DMA0 transfer of that selected channel.
Each DMA0 channel consists of an SFR assigning the channel to a peripheral, a channel control register
and a set of SFRs that describe XRAM and SFR addresses to be used during data transfer (See
Figure 11.1). The peripheral assignment bits of DMA0nCF select one of the eight data transfer functions.
The selected channel can choose the desired function by writing to the PERIPH[2:0] bits (DMA0NCF[2:0]).
The control register DMA0NCF of each channel configures the endian-ness of the data in XRAM, stall
enable, full-length interrupt enable and mid-point interrupt enable. When a channel is stalled by setting the
STALL bit (DMA0NCF.5), DMA0 transfers in progress will not be aborted, but new DMA0 transfers will be
blocked until the stall status of the channel is reset. After the stall bit is set, software should poll the corre-
sponding DMA0BUSY to verify that there are no more DMA transfers for that channel.
The memory interface configuration SFRs of a channel define the linear region of XRAM involved in the
transfer through a 12-bit base address register DMA0NBAH:L, a 10-bit address offset register
DMA0NAOH:L and a 10-bit data transfer size DMA0NSZH:L. The effective memory address is the address
involved in the current DMA0 transaction.
The address offset serves as byte counter. The address offset should be always less than data transfer
length. The address offset increments by one after each byte transferred. For DMA0 configuration of any
channel, address offsets of active channels should be reset to 0 before DMA0 transfers occur.
Common
Control/
SPI1 to XRAM request
XRAM to AES0KIN request
XRAM to AES0BIN request
XRAM to AES0XIN request
AES0YOUT to XRAM request
XRAM to ENC0 request
ENC0 to XRAM request
XRAM to CRC1 request
XRAM to SPI1 request
Status
DMA0SEL
Peripheral assignment -
Effective Memory Address = Base Address + Address Offset
DMA0nCF[2:0]
DMA0BUSY
Figure 11.1. DMA0 Block Diagram
DMA0nMD
Channel
DMA0nCF
Control
DMA0MINT
Channel 6
Channel 1
Channel 0
Rev. 0.5
DMA0nBAH
DMA0nAOH
DMA0nSZH
DMA0INT
Channel memory
interface config
DMA0nAOL
DMA0nBAL
DMA0nSZL
DMA0EN
Internal
control
DMA
bus
C8051F96x
ENGINE
DMA
147
Related parts for C8051F960-A-GQ
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![C8051F960-DK](/images/no-image3.png)
Part Number:
Description:
Development Boards & Kits - 8051 C8051F96X DEVELOPMENT KIT
Manufacturer:
Silicon Labs
![CP2102EK](/photos/9/3/90395/cp2102ek_tmb.jpg)
Part Number:
Description:
KIT EVALUATION FOR CP2102
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![CP2103EK](/photos/9/6/90669/cp2103ek_tmb.jpg)
Part Number:
Description:
KIT EVAL FOR CP2103 USB TO UART
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![CP2201EK](/photos/9/9/90977/cp2201ek_tmb.jpg)
Part Number:
Description:
KIT EVAL FOR CP2201 ETH CTRLR
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![CAPTOUCHSENSEDC](/photos/9/20/92001/captouchsensedc_tmb.jpg)
Part Number:
Description:
DAUGHTER CARD CAP TOUCH SENSE
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![CAPTOUCHSENSESK](/photos/9/20/92002/captouchsensesk_tmb.jpg)
Part Number:
Description:
KIT STARTER CAP TOUCH SENSE
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F320DK](/photos/9/20/92068/c8051f320dk_tmb.jpg)
Part Number:
Description:
DEV KIT FOR C8051F320/F321
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F120DK](/photos/9/20/92070/c8051f120dk_tmb.jpg)
Part Number:
Description:
DEVKIT-F120/21/22/23/24/25/26/27
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F310DK](/photos/9/23/92300/c8051f310dk_tmb.jpg)
Part Number:
Description:
DEV KIT FOR C8051F310/F311
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F226DK](/photos/9/23/92302/c8051f226dk_tmb.jpg)
Part Number:
Description:
DEV KIT F220/221/226/230/231/236
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F300DK](/photos/9/23/92305/c8051f300dk_tmb.jpg)
Part Number:
Description:
DEV KIT F300/301/302/303/304/305
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F330DK](/photos/9/23/92306/c8051f330dk_tmb.jpg)
Part Number:
Description:
DEV KIT FOR C8051F330/F331
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F005DK](/photos/9/23/92307/c8051f005dk_tmb.jpg)
Part Number:
Description:
DEV KIT FOR F005/006/007
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F020DK](/photos/9/23/92314/c8051f020dk_tmb.jpg)
Part Number:
Description:
DEV KIT FOR F020/F021/F022/F023
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F340DK](/photos/9/23/92323/c8051f340dk_tmb.jpg)
Part Number:
Description:
KIT DEV FOR C8051F34X
Manufacturer:
Silicon Laboratories Inc
Datasheet: