C8051F960-A-GQ Silicon Labs, C8051F960-A-GQ Datasheet - Page 435
![no-image](/images/no-image-200.jpg)
C8051F960-A-GQ
Manufacturer Part Number
C8051F960-A-GQ
Description
8-bit Microcontrollers - MCU 128KB DC-DC LCD AES
Manufacturer
Silicon Labs
Datasheet
1.C8051F960-A-GQ.pdf
(492 pages)
Specifications of C8051F960-A-GQ
Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
Maximum Clock Frequency
24.5 MHz
Program Memory Size
128 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
1.8 V to 3.8 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
QFP-80
Mounting Style
SMD/SMT
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
C8051F960-A-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Company:
Part Number:
C8051F960-A-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
- Current page: 435 of 492
- Download datasheet (3Mb)
C8051F96x
31.10. Slave Mode DMA Transfers
SPI1 also supports using the DMA with Slave mode. The maximum SPI bit rate for a bidirectional Slave
mode transfer is SYSCLK/10.
In master mode, the master is responsible for initiating the transfer, clocking the data, managing the NSS
pin, and has control over the number of bytes transferred. In slave mode, the slave depends on the master
for the clock and NSS signal. The slave also depends on the master to set the time between bytes and the
number of bytes per transfer.
Firmware implementations of a SPI slave often have some restrictions on the time between bytes. When
using SPI0 in slave mode, an interrupt service routine commonly processes each byte received. This
imposes a limitation on the time between bytes. When using the SPI in Slave mode with the DMA, the time
between bytes must be long enough to accommodate the DMA latency.
The time between bytes in master mode and the minimum time required between bytes in slave mode will
depend on the DMA latency. The DMA latency will depend on a number of factors - the CPU state, the
number of active DMA channels, and the DMA channel priority. Using only the two required DMA channels
and putting the CPU in Idle mode will provide the lowest latency. If the CPU is actively executing instruc-
tions, the DMA may have to wait for the current instruction to execute before it can complete a transfer. If
other DMA channels are active, the SPI DMA channels may have to wait for other DMA transfers to com-
plete. This could be a very long time for long DMA transfers. Assigning the SPI to the first two DMA chan-
nels will ensure they have the highest DMA priority.
Note that in master mode, the time between bytes may prolong the DMA transfer, but does not usually
result in data loss. In slave mode, the slave may drop data if the DMA cannot keep up with the master data
coming in. Since the SPI slave data rate is limited to SYSCLK/10 and the longest instruction is 8 clock
cycles, a delay between bytes of one SPI clock will prevent data loss. Using a SPI DMA slave with addi-
tional active DMA channels may result in data loss and is not recommended.
31.11. Bidirectional SPI Slave Mode DMA Transfer
A bidirectional SPI Slave mode DMA transfer will transfer a specified number of bytes out on the MISO pin
and also receive the same number of bytes on the MOSI pin. The MISO data must be stored in XRAM
before initiating the DMA transfers. After the complete transfer, the MOSI data will be stored in XRAM.
Since the MISO data must be stored in XRAM before the transfer, the MISO data is fixed and should not
depend on the MOSI data received in the same transfer. The protocol designer should carefully consider
this behavior when designing a SPI slave protocol. Firmware can easily modify the MISO data after each
message. For example, one message can request data and a second message can read the data previ-
ously requested. This approach is much simpler and more efficient than attempting to modify the MISO
data buffer on-the-fly.
If the slave transfer is a fixed constant length, the DMA interrupt will indicate one complete transfer. Firm-
ware may implement a variable length slave transfer using an external interrupt connected to the NSS sig-
nal. In this case, firmware may use the DMA interrupt for a buffer overflow condition.
Rev. 0.5
435
Related parts for C8051F960-A-GQ
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![C8051F960-DK](/images/no-image3.png)
Part Number:
Description:
Development Boards & Kits - 8051 C8051F96X DEVELOPMENT KIT
Manufacturer:
Silicon Labs
![CP2102EK](/photos/9/3/90395/cp2102ek_tmb.jpg)
Part Number:
Description:
KIT EVALUATION FOR CP2102
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![CP2103EK](/photos/9/6/90669/cp2103ek_tmb.jpg)
Part Number:
Description:
KIT EVAL FOR CP2103 USB TO UART
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![CP2201EK](/photos/9/9/90977/cp2201ek_tmb.jpg)
Part Number:
Description:
KIT EVAL FOR CP2201 ETH CTRLR
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![CAPTOUCHSENSEDC](/photos/9/20/92001/captouchsensedc_tmb.jpg)
Part Number:
Description:
DAUGHTER CARD CAP TOUCH SENSE
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![CAPTOUCHSENSESK](/photos/9/20/92002/captouchsensesk_tmb.jpg)
Part Number:
Description:
KIT STARTER CAP TOUCH SENSE
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F320DK](/photos/9/20/92068/c8051f320dk_tmb.jpg)
Part Number:
Description:
DEV KIT FOR C8051F320/F321
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F120DK](/photos/9/20/92070/c8051f120dk_tmb.jpg)
Part Number:
Description:
DEVKIT-F120/21/22/23/24/25/26/27
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F310DK](/photos/9/23/92300/c8051f310dk_tmb.jpg)
Part Number:
Description:
DEV KIT FOR C8051F310/F311
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F226DK](/photos/9/23/92302/c8051f226dk_tmb.jpg)
Part Number:
Description:
DEV KIT F220/221/226/230/231/236
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F300DK](/photos/9/23/92305/c8051f300dk_tmb.jpg)
Part Number:
Description:
DEV KIT F300/301/302/303/304/305
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F330DK](/photos/9/23/92306/c8051f330dk_tmb.jpg)
Part Number:
Description:
DEV KIT FOR C8051F330/F331
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F005DK](/photos/9/23/92307/c8051f005dk_tmb.jpg)
Part Number:
Description:
DEV KIT FOR F005/006/007
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F020DK](/photos/9/23/92314/c8051f020dk_tmb.jpg)
Part Number:
Description:
DEV KIT FOR F020/F021/F022/F023
Manufacturer:
Silicon Laboratories Inc
Datasheet:
![C8051F340DK](/photos/9/23/92323/c8051f340dk_tmb.jpg)
Part Number:
Description:
KIT DEV FOR C8051F34X
Manufacturer:
Silicon Laboratories Inc
Datasheet: