MA330028 Microchip Technology, MA330028 Datasheet - Page 290

• Manufacturer Part Number: MA330028
• Description: Daughter Cards & OEM Boards dsPIC33EP64MC504 PIM
• Manufacturer: Microchip Technology

Specifications of MA330028

• Rohs: yes
• Product: Daughter Cards
• Core: dsPIC
• Description/function: Plug-in-module with dsPIC33EP64MC504 device for use with DM330021 and DM330023 motor control development board
• Interface Type: CAN, I2C, SPI
• Operating Supply Voltage: 3 to 3.6 V
• Tool Is For Evaluation Of: dsPIC33EP64MC504
• For Use With: DM330021, DM330023

21.4
REGISTER 21-1:
DS70657E-page 290
bit 15
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 15-14
bit 13
bit 12
bit 11
bit 10-8
bit 7-5
bit 4
bit 3
bit 2-1
bit 0
U-0
R-1
—
ECAN Control Registers
OPMODE<2:0>
Unimplemented: Read as ‘0’
CSIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
0 = Continue module operation in Idle mode
ABAT: Abort All Pending Transmissions bit
1 = Signal all transmit buffers to abort transmission
0 = Module will clear this bit when all transmissions are aborted
CANCKS: ECAN Module Clock (F
1 = F
0 = F
REQOP<2:0>: Request Operation Mode bits
111 = Set Listen All Messages mode
110 = Reserved
101 = Reserved
100 = Set Configuration mode
011 = Set Listen Only Mode
010 = Set Loopback mode
001 = Set Disable mode
000 = Set Normal Operation mode
OPMODE<2:0>: Operation Mode bits
111 = Module is in Listen All Messages mode
110 = Reserved
101 = Reserved
100 = Module is in Configuration mode
011 = Module is in Listen Only mode
010 = Module is in Loopback mode
001 = Module is in Disable mode
000 = Module is in Normal Operation mode
Unimplemented: Read as ‘0’
CANCAP: CAN Message Receive Timer Capture Event Enable bit
1 = Enable input capture based on CAN message receive
0 = Disable CAN capture
Unimplemented: Read as ‘0’
WIN: SFR Map Window Select bit
1 = Use filter window
0 = Use buffer window
U-0
R-0
CAN
CAN
—
CiCTRL1: ECAN™ CONTROL REGISTER 1
is equal to 2 * F
is equal to F
C = Writable bit, but only ‘0’ can be written to clear the bit r = Bit is Reserved
W = Writable bit
‘1’ = Bit is set
CSIDL
R/W-0
R-0
P
P
R/W-0
ABAT
U-0
Preliminary
—
CAN
) Source Select bit
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
CANCKS
CANCAP
R/W-0
R/W-0
R/W-1
U-0
—
© 2011-2012 Microchip Technology Inc.
REQOP<2:0>
x = Bit is unknown
R/W-0
U-0
—
R/W-0
R/W-0
WIN
bit 8
bit 0