AT89C51IC2-RLTIL Atmel, AT89C51IC2-RLTIL Datasheet - Page 86

• Manufacturer Part Number: AT89C51IC2-RLTIL
• Description: IC 8051 MCU FLASH 32K 44VQFP
• Manufacturer: Atmel
• Series: 89Cr

Specifications of AT89C51IC2-RLTIL

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 40MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 34
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 1.25K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-TQFP, 44-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Data Converters: -

Description
86
AT89C51IC2
SDA
SCL
The CPU interfaces to the 2-wire logic via the following four 8-bit special function regis-
ters: the Synchronous Serial Control register (SSCON; Table 73), the Synchronous
Serial Data register (SSDAT; Table 74), the Synchronous Serial Control and Status reg-
ister (SSCS; Table 75) and the Synchronous Serial Address register (SSADR Table 78).
SSCON is used to enable SSLC, to program the bit rate (see Table 66), to enable slave
modes, to acknowledge or not a received data, to send a START or a STOP condition
on the 2-wire bus, and to acknowledge a serial interrupt. A hardware reset disables
SSLC.
In write mode, SSCS is used to select the 2-wire interface and to select the bit rate
source. In read mode, SSCS contains a status code which reflects the status of the 2-
wire logic and the 2-wire bus. The three least significant bits are always zero. The five
most significant bits contains the status code. There are 26 possible status codes. When
SSCS contains F8h, no relevant state information is available and no serial interrupt is
requested. A valid status code is available in SSCS one machine cycle after SI is set by
hardware and is still present one machine cycle after SI has been reset by software.
Table 68.to Table 72. give the status for the master modes and miscellaneous states.
SSDAT contains a byte of serial data to be transmitted or a byte which has just been
received. It is addressable while it is not in process of shifting a byte. This occurs when
2-wire logic is in a defined state and the serial interrupt flag is set. Data in SSDAT
remains stable as long as SI is set. While data is being shifted out, data on the bus is
simultaneously shifted in; SSDAT always contains the last byte present on the bus.
SSADR may be loaded with the 7-bit slave address (7 most significant bits) to which
SSLC will respond when programmed as a slave transmitter or receiver. The LSB is
used to enable general call address (00h) recognition.
Figure 37 shows how a data transfer is accomplished on the 2-wire bus.
Figure 37. Complete data transfer on 2-wire bus
The four operating modes are:
•
•
•
•
Data transfer in each mode of operation is shown in Table 68 to Table 72 and Figure 38.
to Figure 41.. These figures contain the following abbreviations:
S : START condition
Master Transmitter
Master Receiver
Slave transmitter
Slave receiver
start
condition
S
MSB
1
2
7
8
signal from receiver
acknowledgement
ACK
9
while interrupts are serviced
clock line held low
1
2
3-8
ACK
signal from receiver
9
acknowledgement
4301D–8051–02/08
condition
stop
P