AT89S8253-24PU Atmel, AT89S8253-24PU Datasheet - Page 38

• Manufacturer Part Number: AT89S8253-24PU
• Description: IC 8051 MCU FLASH 12K 40DIP
• Manufacturer: Atmel
• Series: 89Sr

Specifications of AT89S8253-24PU

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 24MHz
• Connectivity: SPI, UART/USART
• Peripherals: POR, WDT
• Number Of I /o: 32
• Program Memory Size: 12KB (12K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 40-DIP (0.600", 15.24mm)
• Cpu Family: 89S
• Device Core: 8051
• Device Core Size: 8b
• Frequency (max): 24MHz
• Interface Type: SPI/UART
• Total Internal Ram Size: 256Byte
• # I/os (max): 32
• Number Of Timers - General Purpose: 3
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 2.7V
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Through Hole
• Pin Count: 40
• Package Type: PDIP
• Processor Series: AT89x
• Core: 8051
• Data Bus Width: 8 bit
• Data Ram Size: 256 B
• Maximum Clock Frequency: 24 MHz
• Number Of Programmable I/os: 32
• Number Of Timers: 3
• Operating Supply Voltage: 2.7 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: Through Hole
• 3rd Party Development Tools: PK51, CA51, A51, ULINK2
• Development Tools By Supplier: AT89ISP
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Data Converters: -
• Lead Free Status / Rohs Status: Compliant

38
AT89S8253
Data Polling: The AT89S8253 features DATA Polling to indicate the end of any programming
cycle. During a write cycle in the parallel or serial programming mode, an attempted read of the
last loaded byte will result in the complement of the written datum on P0.7 (parallel mode), and
on the MSB of the serial output byte on MISO (serial mode). Once the write cycle has been com-
pleted, true data are valid on all outputs, and the next cycle may begin. DATA Polling may begin
any time after a write cycle has been initiated.
Ready/Busy: The progress of byte programming in the parallel programming mode can also be
monitored by the RDY/BSY output signal. Pin P3.0 is pulled Low after ALE goes High during
programming to indicate BUSY. P3.0 is pulled High again when programming is done to indicate
READY. P3.0 needs an external pullup (typical 10 KΩ) when functioning as RDY/BSY.
Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed Code or
Data byte can be read back via the address and data lines for verification. The state of the lock
bits can also be verified directly in the parallel and serial programming modes.
Chip Erase: Both Flash and EEPROM arrays are erased electrically at the same time. In the
parallel programming mode, Chip Erase is initiated by using the proper combination of control
signals. The code and data arrays are written with all “1”s during the Chip Erase operation. The
User Row will also be erased if the UsrRowProEn fuse (Fuse3) = 0 (enabled state).
In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase
instruction. In this mode, Chip Erase is self-timed and also takes about 8 ms.
During Chip Erase, a serial read from any address location will return 00H at the data outputs.
Serial Programming Fuse: A programmable fuse is available to disable Serial Programming if
the user needs maximum system security. The Serial Programming Fuse can be disabled via
both the Parallel/Serial Programming Modes, but can only be enabled via the Parallel mode.
The AT89S8253 is shipped with the Serial Programming Mode enabled.
Reading the Signature Bytes: The signature bytes are read by the same procedure as a nor-
mal verification of locations 030H and 031H, except that P3.6 and P3.7 must be pulled to a logic
low. The values returned are as follows:
10. Repeat steps 4 through 7 changing the address and data for the entire array or until the
11. Power-off sequence:
(030H) = 1EH indicates manufactured by Atmel
(031H) = 73H indicates AT89S8253
end of the object file is reached.
a. Tri-state the address and data inputs.
b. Disable the P3.0 pullup used for RDY/BUSY operation.
c. Set XTAL1 to “L”.
d. Set RST and EA pins to “L”.
e. Turn V
CC
power off.
3286P–MICRO–3/10