ATMEGA3250-16AUR Atmel, ATMEGA3250-16AUR Datasheet - Page 284

• Manufacturer Part Number: ATMEGA3250-16AUR
• Description: MCU AVR 32K FLASH 16MHZ 100TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA3250-16AUR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: SPI, UART/USART, USI
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 69
• Program Memory Size: 32KB (16K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Figure 26-12. Serial Programming Instruction example
26.7.4
26.8
2570M–AVR–04/11
Byte 1
Programming via the JTAG Interface
SPI Serial Programming Characteristics
Load Program Memory Page (High/Low Byte)/
Load EEPROM Memory Page (page access)
Bit 15 B
Byte 2
Adr M M S S B
A
For characteristics of the SPI module see “SPI Timing Characteristics” on page 302.
Programming through the JTAG interface requires control of the four JTAG specific pins: TCK,
TMS, TDI, and TDO. Control of the reset and clock pins is not required.
To be able to use the JTAG interface, the JTAGEN Fuse must be programmed. The device is
default shipped with the fuse programmed. In addition, the JTD bit in MCUCSR must be cleared.
Alternatively, if the JTD bit is set, the external reset can be forced low. Then, the JTD bit will be
cleared after two chip clocks, and the JTAG pins are available for programming. This provides a
means of using the JTAG pins as normal port pins in Running mode while still allowing In-Sys-
tem Programming via the JTAG interface. Note that this technique can not be used when using
the JTAG pins for Boundary-scan or On-chip Debug. In these cases the JTAG pins must be ded-
icated for this purpose.
During programming the clock frequency of the TCK Input must be less than the maximum fre-
quency of the chip. The System Clock Prescaler can not be used to divide the TCK Clock Input
into a sufficiently low frequency.
As a definition in this data sheet, the LSB is shifted in and out first of all Shift Registers.
Byte 3
Adr LSB
Page Offset
0
Serial Programming Instruction
Byte 4
Program Memory/
EEPROM Memory
Page Buffer
Page N-1
Page 0
Page 1
Page 2
Byte 1
ATmega325/3250/645/6450
Page Number
Bit 15 B
Byte 2
Write Program Memory Page/
Write EEPROM Memory Page
Adr MSB
Byte 3
A A dr r L L SB B
0
Byte 4
284