MCF5214CVF66 Freescale Semiconductor, MCF5214CVF66 Datasheet - Page 245

• Manufacturer Part Number: MCF5214CVF66
• Description: IC MPU 32BIT COLDF 256-MAPBGA
• Manufacturer: Freescale Semiconductor
• Series: MCF521xr

Specifications of MCF5214CVF66

• Core Processor: Coldfire V2
• Core Size: 32-Bit
• Speed: 66MHz
• Connectivity: CAN, EBI/EMI, I²C, SPI, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 142
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 8x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 256-MAPBGA
• Package: 256MA-BGA
• Device Core: ColdFire
• Family Name: MCF521x
• Maximum Speed: 66 MHz
• Operating Supply Voltage: 3.3 V
• Data Bus Width: 32 Bit
• Number Of Programmable I/os: 142
• Interface Type: QSPI/UART/I2C/CAN
• On-chip Adc: 8-chx10-bit
• Number Of Timers: 8
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Freescale Semiconductor
Receive data valid
Receive data 0
Carrier receive sense
Transmit data
Transmit error
Receive data
Receive error
QSPI synchronous
serial data output
QSPI synchronous
serial data input
QSPI serial clock
QSPI chip selects
FlexCAN transmit
FlexCAN transmit
Serial clock
Serial data
Transmit serial
data output
Receive serial
data input
Signal Name
MCF5282 and MCF5216 ColdFire Microcontroller User’s Manual, Rev. 3
Table 14-1. MCF5282 Signal Description (continued)
ERXDV
ERXD0
ECRS
ETXD[3:1]
ETXER
ERXD[3:1]
ERXER
QSPI_DOUT
QSPI_DIN
QSPI_CLK
QSPI_CS[3:0]
CANTX
CANRX
SCL
SDA
UTXD[2:0]
URXD[2:0]
Queued Serial Peripheral Interface (QSPI) Signals
Abbreviation
FlexCAN Signals
UART Signals
Asserted to indicate that the PHY has
valid nibbles present on the MII.
Ethernet input data transferred from
the PHY to the media access controller
(when ERXDV is asserted).
or receive medium is not idle.
Contain the serial output Ethernet
data.
Asserted (for one or more E_TXCLKs
while ETXEN is also asserted) to
cause the PHY to send one or more
illegal symbols.
Contain the Ethernet input data
transferred from the PHY to the media
access controller (when ERXDV is
asserted in MII mode).
Indicates (when asserted with
ERXDV) that the PHY has detected an
error in the current frame.
Provides serial data from the QSPI.
Provides serial data to the QSPI.
Provides the serial clock from the
QSPI.
Provide QSPI peripheral chip selects.
Controller area network transmit data.
Transmitter serial data outputs.
Receiver serial data inputs.
Asserted to indicate that the transmit
Controller area network transmit data.
Clock signal for the I
Data input/output for the I
I
2
C Signals
Function
2
C interface.
2
C interface.
I/O
I/O
I/O
O
O
O
O
O
O
O
I
I
I
I
I
I
I
I
Signal Descriptions
14-24
14-24
14-24
14-24
14-24
14-24
14-25
14-25
14-25
14-25
14-25
14-25
14-25
14-26
14-26
14-26
14-26
Page
14-5