QLX4600SIQSR

Manufacturer Part NumberQLX4600SIQSR
DescriptionIC EQUALIZER REC 6.25GBPS 46QFN
ManufacturerIntersil
QLX4600SIQSR datasheet
 


Specifications of QLX4600SIQSR

Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
Page 1/23

Download datasheet (2Mb)Embed
Next
Quad Lane Extender
QLx4600-S30
The QLx4600-S30 is a settable quad receive-side
equalizer with extended functionality for advanced
protocols operating with line rates up to 6.25Gb/s such
as InfiniBand (SDR and DDR), PCI Express and
10GBase-CX4. The QLx4600-S30 compensates for the
frequency dependent attenuation of copper twin-axial
cables, extending the signal reach up to 30m on 24AWG
cable.
The small form factor, highly-integrated quad design is
ideal for high-density data transmission applications
including active copper cable assemblies. The four
equalizing filters within the QLx4600-S30 can each be set
to one of 32 compensation levels, providing optimal
signal fidelity for a given media and length. The
compensation level for each filter can be set by either (a)
three external control pins or (b) a serial bus interface.
When the external control pins are used, 18 of the 32
boost levels are available for each channel. If the serial
bus is used, all 32 compensation levels are available.
Operating on a single 1.2V power supply, the
QLx4600-S30 enables per channel throughputs of up to
6.25Gb/s while supporting lower data rates including 5,
4.25, 3.125, and 2.5Gb/s. The QLx4600-S30 uses
current mode logic (CML) inputs/outputs and is packaged
in a 4mmx7mm 46 lead QFN. Individual channel power
down support is included for PCI Express applications.
Typical Application Circuit
1
November 19, 2009
FN6979.1
Features
• Supports data rates up to 6.25Gb/s
• Low power (78mW per channel)
• Low latency (<500ps)
• Four equalizers in a 4mmx7mm QFN package for
straight route-through architecture and simplified
routing
• Each equalizer boost is independently pin selectable
and programmable
• Beacon signal support and line silence preservation
• Channel power-down for each equalizer
• 1.2V supply voltage
Applications
• QSFP active copper cable modules
• InfiniBand (SDR and DDR)
• 10GBase-CX4
• PCI Express Gen 1 and 2
• XAUI and RXAUI
• SAS (1.0 and 2.0)
• High-speed active cable assemblies
• High-speed printed circuit board (PCB) traces
Benefits
• Thinner gauge cable
• Extends cable reach greater than 3x
• Improved BER
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
|
1-888-INTERSIL or 1-888-468-3774
Intersil (and design) is a registered trademark of Intersil Americas Inc.
All other trademarks mentioned are the property of their respective owners.
Copyright Intersil Americas Inc. 2009. All Rights Reserved

QLX4600SIQSR Summary of contents

  • Page 1

    ... Improved BER CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. | 1-888-INTERSIL or 1-888-468-3774 Intersil (and design registered trademark of Intersil Americas Inc. All other trademarks mentioned are the property of their respective owners. Copyright Intersil Americas Inc. 2009. All Rights Reserved ...

  • Page 2

    ... PART MARKING QLX4600SIQT7 QLX4600SIQ QLX4600SIQSR QLX4600SIQ NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020 ...

  • Page 3

    Pin Descriptions PIN NAME PIN NUMBER DT 1 Detection Threshold. Reference DC CURRENT threshold for input signal power detection. Data output Out[k] is muted when the power of the equalized version of In[k] falls below the threshold. Tie to ground ...

  • Page 4

    Pin Descriptions (Continued) PIN NAME PIN NUMBER OUT2[N,P] 33, 34 Equalizer 2 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 4GHz frequency response is recommended. OUT1[N,P] 36, 37 Equalizer 1 differential output, CML. The ...

  • Page 5

    ... Thermal Resistance (Typical QFN Package (Note 1 Operating Ambient Temperature Range 0°C to +70°C Storage Ambient Temperature Range . . . . . -55°C to +150°C Maximum Junction Temperature +125°C Pb-Free Reflow Profile see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp CONDITION NRZ data applied to any channel Typical values are ...

  • Page 6

    Electrical Specifications Typical values are PARAMETERS SYMBOL Input Return Loss (Common Mode) Input Return Loss (Com. to Diff. Conversion) Output Amplitude Range V OUT Differential Output Impedance Output Return Loss S ...

  • Page 7

    Electrical Specifications Typical values are PARAMETERS SYMBOL Line Silence-to-Data t SD Response Time Timing Difference (SAS NOTES: 3. After channel loss, differential amplitudes at QLx4600-S30 inputs must meet the input voltage range ...

  • Page 8

    Typical Performance Characteristics V = 1.2V +25°C, unless otherwise noted. Performance was characterized using the system testbed shown Figure 1. Unless otherwise noted, the transmitter generated a non-return-to-zero (NRZ) PRBS-7 sequence at 800mVpp (differential) with ...

  • Page 9

    Typical Performance Characteristics 40ps/div FIGURE 4. RECEIVED SIGNAL AFTER 20m OF 24AWG TWIN-AXIAL CABLE (CABLE A), 5Gb/s 40ps/div FIGURE 6. RECEIVED SIGNAL AFTER 12m OF 30AWG TWIN-AXIAL CABLE (CABLE B), 5Gb/s 40ps/div FIGURE 8. RECEIVED SIGNAL AFTER 20m OF 28AWG ...

  • Page 10

    Typical Performance Characteristics 40ps/div FIGURE 10. RECEIVED SIGNAL AFTER 30m OF 24AWG TWIN-AXIAL CABLE (NOTE 13), 5Gb/s 32ps/div FIGURE 12. RECEIVED SIGNAL AFTER 15m OF 28AWG TWIN-AXIAL CABLE (CABLE D) (NOTE 13), 6.25Gb/s 32ps/div FIGURE 14. RECEIVED SIGNAL AFTER 40" ...

  • Page 11

    Typical Performance Characteristics 0 Channel 1 -5 Channel 2 Channel 3 Channel 4 -10 -15 -20 -25 -30 0 0.5 1 1.5 2 Frequency (GHz) FIGURE 16. INPUT COMMON-MODE RETURN LOSS 0 -5 -10 -15 -20 -25 -30 -35 0 ...

  • Page 12

    IN[k] [P,N] FIGURE 22. FUNCTIONAL DIAGRAM OF A SINGLE CHANNEL WITHIN THE QLx4600-S30 Operation The QLx4600-S30 is an advanced quad lane-extender for high-speed interconnects. A functional diagram of one of the four channels in the QLx4600-S30 is shown in Figure ...

  • Page 13

    V DD IN[k] P 50Ω 50Ω IN[k] N FIGURE 24. CML INPUT EQUIVALENT CIRCUIT FOR THE QLx4600-S30 V DD 52Ω 52Ω FIGURE 25. CML OUTPUT EQUIVALENT CIRCUIT FOR THE QLx4600-S30 NOTE: The load value of 52Ω is used to internally ...

  • Page 14

    TABLE 1. DESCRIPTIONS OF PINS THAT CAN BE USED TO SET EQUALIZATION BOOST LEVEL PIN PIN NAME NUMBER DI 16 Serial data input, CMOS logic. Input for serial data stream to program internal registers controlling the boost for all four ...

  • Page 15

    Control Pin Boost Setting When register 1 of the QLx4600-S30 is zero (the default state on power-up), the voltages at the CP pins are used to determine the boost level of each channel. For each of the four channels, k, ...

  • Page 16

    TABLE 4. DESCRIPTION OF INTERNAL SERIAL REGISTERS REGISTER EQUALIZER CHANNEL 1 1 Serial Bus Programming Pins ...

  • Page 17

    ENB t CLK DI FIGURE 27. TIMING DIAGRAM FOR PROGRAMMING THE INTERNAL REGISTERS OF THE QLx4600-S30 Programming Multiple QLx4600-S30 Devices The serial bus interface provides a simple means of setting the equalizer boost levels with a minimal amount of board ...

  • Page 18

    ENB t SCK CLK DO FIGURE 29. TIMING DIAGRAM FOR DI/DO CARRYOVER Serial Register Data QLx4600-S30 (A) ENB DI CLK DO Clock ENB FIGURE 30. SERIAL BUS PROGRAMMING MULTIPLE QLx4600-S30 DEVICES USING DI/DO CARRYOVER ENB t SCK CLK t t ...

  • Page 19

    Detection Threshold (DT) Pin Functionality The QLx4600-S30 is capable of maintaining periods of line silence on any of its four channels by monitoring each channel for loss of signal (LOS) conditions and subsequently muting the outputs of a respective channel ...

  • Page 20

    Typical Application Reference Designs Figures 33 and 34 show reference design schematics for a QLx4600-S30 evaluation board with an SMA connector interface. Figure 33 shows the schematic for the case when the equalizer boost level is set via the CP ...

  • Page 21

    Typical Application Reference Designs Figures 33 and 34 show reference design schematics for a QLx4600-S30 evaluation board with an SMA connector interface. Figure 33 shows the schematic for the case when the equalizer boost level is set via the CP ...

  • Page 22

    ... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries ...

  • Page 23

    Package Outline Drawing L46.4x7 46 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE (TQFN) Rev 0, 9/09 4.00 6 PIN 1 INDEX AREA (4X) 0.05 TOP VIEW 0.70 ±0.05 SIDE VIEW ( 3. 2.50 5.50 ...