FDG8842CZ Fairchild Semiconductor, FDG8842CZ Datasheet
FDG8842CZ
Specifications of FDG8842CZ
Available stocks
Related parts for FDG8842CZ
FDG8842CZ Summary of contents
Page 1
... Thermal Resistance, Junction to Ambient Single operation θJA Package Marking and Ordering Information Device Marking .42 ©2007 Fairchild Semiconductor Corporation FDG8842CZ Rev.B ® MOSFET General Description These N & P-Channel logic level enhancement mode field effect transistors are produced using Fairchild’s proprietary, high cell = 0 ...
Page 2
... Turn-Off Delay Time d(off) t Fall Time f Q Total Gate Charge g Q Gate to Source Charge gs Q Gate to Drain “Miller” Charge gd ©2007 Fairchild Semiconductor Corporation FDG8842CZ Rev 25°C unless otherwise noted J Test Conditions I = 250μ –250μ 250μA, referenced to 25°C ...
Page 3
... R is determined by the user's board design. θJC θJA a. 350°C/W when mounted Scale 1:1 on letter size paper. 2. Pulse Test: Pulse Width < 300μs, Duty cycle < 2.0%. ©2007 Fairchild Semiconductor Corporation FDG8842CZ Rev 25°C unless otherwise noted J Test Conditions 0.3A GS ...
Page 4
... PULSE DURATION = 80 μ s DUTY CYCLE = 0.5%MAX 1.76 VDD = 5V 1.32 0. 150 J 0.44 0.00 0.0 0.5 1 GATE TO SOURCE VOLTAGE (V) GS Figure 5. Transfer Characteristics ©2007 Fairchild Semiconductor Corporation FDG8842CZ Rev 25°C unless otherwise noted J 2 2.0V GS 2.2 1.8 V =1.8V GS 1.4 μ 1.5V GS 0.6 1 ...
Page 5
... DS Figure 9. Forward Bias Safe Operating Area 1 DUTY CYCLE-DESCENDING ORDER D = 0.5 0.2 0.1 0.05 0.02 0.1 0.01 SINGLE PULSE 0.01 0.0001 0.001 ©2007 Fairchild Semiconductor Corporation FDG8842CZ Rev 25°C unless otherwise noted 10V 15V DD 0.8 1.0 1.2 1.4 100 μ s 1ms 10ms ...
Page 6
... Figure 15. Normalized On Resistance vs Junction Temperature 0.6 PULSE DURATION = 80 μ s DUTY CYCLE = 0.5%MAX -5V DS 0.4 0.2 0.0 0.5 1.0 1 GATE TO SOURCE VOLTAGE (V) GS Figure 17. Transfer Characteristics ©2007 Fairchild Semiconductor Corporation FDG8842CZ Rev 25°C unless otherwise noted -2. -2. -2.0V GS μ -1. Figure 14. Normalized on-Resistance vs Drain ...
Page 7
... DRAIN to SOURCE VOLTAGE (V) DS Figure 21. Forward Bias Safe Operating Area 1 DUTY CYCLE-DESCENDING ORDER D = 0.5 0.2 0.1 0.05 0.02 0.01 0.1 SINGLE PULSE 0. ©2007 Fairchild Semiconductor Corporation FDG8842CZ Rev 25°C unless otherwise noted -10V DD = -15V DD 1.2 1.6 1ms 10ms 100ms RECTANGULAR PULSE DURATION (s) Figure 23 ...
Page 8
... TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended exhaustive list of all such trademarks. ® ACEx Across the board. Around the world™ ActiveArray™ Bottomless™ Build it Now™ CoolFET™ CROSSVOLT™ ...