ISP1505ABS,551 NXP Semiconductors, ISP1505ABS,551 Datasheet - Page 9

• Manufacturer Part Number: ISP1505ABS,551
• Manufacturer: NXP Semiconductors

Specifications of ISP1505ABS,551

• Number Of Transceivers: 1
• Esd Protection: YeskV
• Operating Supply Voltage (typ): Not RequiredV
• Operating Temperature Classification: Industrial
• Operating Supply Voltage (max): Not RequiredV
• Operating Supply Voltage (min): Not RequiredV
• Mounting: Surface Mount
• Operating Temperature (max): 85C
• Operating Temperature (min): -40C
• Lead Free Status / RoHS Status: Compliant

NXP Semiconductors
ISP1505A_ISP1505C_3
Product data sheet
7.6.1 V
7.4 Voltage regulator
7.5 Crystal oscillator and PLL
7.6 V
For details on controlling resistor settings, see
The ISP1505 contains a built-in voltage regulator that conditions the V
inside the ISP1505. The voltage regulator:
Remark: The REG1V8 and REG3V3 pins require external decoupling capacitors. For
details, see
The ISP1505 has a built-in crystal oscillator and a Phase-Locked Loop (PLL) for clock
generation.
The crystal oscillator takes a sine-wave input from an external crystal on the XTAL1 pin,
and converts it to a square wave clock for internal use. Alternatively, a square wave clock
of the same frequency can also be directly driven into the XTAL1 pin. Using an existing
square wave clock can save the cost of the crystal and also reduce the board size.
The PLL takes the square wave clock from the crystal oscillator, and multiplies or divides it
into various frequencies for internal use.
The PLL produces the following frequencies, irrespective of the clock source:
The ISP1505 provides three comparators, V
comparator and session end comparator, to detect the V
This comparator is used by hosts and A-devices to determine whether the voltage on
V
comparator is V
During power-up, it is expected that the comparator output will be ignored.
•
•
•
•
•
•
•
•
•
•
•
BUS
BUS
BUS
High-speed disconnect detector
45
1.5 k pull-up resistor on DP for full-speed peripheral mode
15 k bus terminations on DP and DM for host and OTG modes
Supports input supply range of 3.0 V < V
Supplies internal circuitry with 1.8 V and 3.3 V
60 MHz clock for the ULPI interface controller
1.5 MHz for the low-speed USB data
12 MHz for the full-speed USB data
480 MHz for the high-speed USB data
Other internal frequencies for data conversion and data recovery
is at a valid level for operation. The ISP1505 minimum threshold for the V
valid comparator
comparators
high-speed bus terminations on DP and DM for peripheral and host modes
Section
A_VBUS_VLD
16.
Rev. 03 — 26 August 2008
. Any voltage on V
ULPI HS USB host and peripheral transceiver
BUS
CC
BUS
ISP1505A; ISP1505C
Table
< 3.6 V
valid comparator, session valid
below V
7.
BUS
A_VBUS_VLD
voltage level.
is considered a fault.
CC
© NXP B.V. 2008. All rights reserved.
supply for use
BUS
valid
8 of 75