S25FL064A0LMFI001 Spansion Inc., S25FL064A0LMFI001 Datasheet - Page 23

S25FL064A0LMFI001

Manufacturer Part Number
S25FL064A0LMFI001
Description
Manufacturer
Spansion Inc.
Datasheet

Specifications of S25FL064A0LMFI001

Cell Type
NOR
Density
64Mb
Access Time (max)
9ns
Interface Type
Serial (SPI)
Boot Type
Not Required
Address Bus
1b
Operating Supply Voltage (typ)
3/3.3V
Operating Temp Range
-40C to 85C
Package Type
SOIC W
Program/erase Volt (typ)
2.7 to 3.6V
Sync/async
Synchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
8b
Number Of Words
8M
Supply Current
13mA
Mounting
Surface Mount
Pin Count
16
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S25FL064A0LMFI001
Manufacturer:
SPANSION
Quantity:
234
Part Number:
S25FL064A0LMFI001
Manufacturer:
SPANSION
Quantity:
20 000
Company:
Part Number:
S25FL064A0LMFI001
Quantity:
265
9.9
24
Sector Erase (SE)
The Sector Erase (SE) command sets all bits at all addresses within a specified sector to a logic 1. A WREN
command is required prior to writing the PP command.
The host system must drive CS# low, and then write the SE command plus three address bytes on SI. Any
address within the sector (see
driven low for the entire duration of the SE sequence. The command sequence is shown in
Table 9.4 on page
The host system must drive CS# high after the device has latched the 8th bit of the SE command, otherwise
the device does not execute the command. The SE operation begins as soon as CS# is driven high. The
device internally controls the timing of the operation, which requires a period of t
be read to check the value of the Write In Progress (WIP) bit while the SE operation is in progress. The WIP
bit is 1 during the SE operation, and is 0 when the operation is completed. The device internally resets the
Write Enable Latch to 0 before the operation completes (the exact timing is not specified).
The device does not execute an SE command that specifies a sector that is protected by the Block Protect
bits (BP2:BP0) (see
CS#
SCK
SI
SO
Hi-Z
Mode 3
Mode 0
28.
Table 7.1 on page
0
Figure 9.9 Sector Erase (SE) Command Sequence
Table 7.1 on page
1
2
Command
3
13).
S25FL064A
4
D a t a
5
13) is a valid address for the SE command. CS# must be
6
S h e e t
7
MSB
23 22
8
9
24-bit Address
21
10
S25FL064A_00_C4 February 27, 2009
28
3
29
2
SE
30
1
. The Status Register may
31
0
Figure 9.9
and

Related parts for S25FL064A0LMFI001