SAF1562HL/N2-T NXP Semiconductors, SAF1562HL/N2-T Datasheet - Page 93

no-image

SAF1562HL/N2-T

Manufacturer Part Number
SAF1562HL/N2-T
Description
DC/DC Switching Controllers CONNECTIVITY CHIP
Manufacturer
NXP Semiconductors
Datasheet

Specifications of SAF1562HL/N2-T

Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Mounting Style
SMD/SMT
Package / Case
LQFP
Lead Free Status / RoHS Status
Compliant
NXP Semiconductors
SAF1562
Product data sheet
19.5.1 Problem description
19.5.2 Implication
19.5.3 Workaround
19.5 Erratum 5
19.6 Erratum 6
If a short packet data is located on this boundary, a single transaction can occur on the
PCI bus, causing the CRC error.
The software must be modified so that a short packet does not exist at a page boundary.
This software modification must be made on the application and driver side to ensure that
data requests sent are properly aligned.
In another scenario, allocating a higher priority on PCI for the SAF1562 data transfer will
prevent this problem. The issue is not normally noticed in tests carried out on PC systems.
The problem is only seen in heavily loaded embedded systems with a very low PCI
bandwidth and memory bus allocation.
Bulk data is written to a wrong address when a 2 bytes transfer and a 16-bit aligned
memory access occurs almost at the same time.
The problem may occur when two full-speed peripherals are simultaneously running for
several hours, involving bulk, control and interrupt data transfers.
When the problem occurs, the data written to the wrong memory address will be lost.
The problem does not occur in the case of a double word aligned transfer. Also, this issue
is not normally observed on a PC system.
This problem often arises when a bulk INput (IN) with 64 bytes of data is immediately
followed by an interrupt IN which a Not AcKnowledge (NAK) has been performed.
The problem occurs if the second transaction (interrupt IN) is finished before the first
transaction (bulk IN) can write back all data to the system memory.
The implication is moderate.
It is recommended to always program the SAF1562 for 32-bit memory access.
If it is necessary to have a 16-bit aligned memory access, the HcPeriodicStart register can
be programmed as 2EA7h. This will ensure that the periodic transfers are started at the
beginning of the SOF.
The PC unexpectedly starting up may be observed when the SAF1562 PCI evaluation
(eval) board is plugged into a PCI slot, when the PC is initially powered off.
[Page 3] 4 096 bytes
[Page 4] 4 096 bytes
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 24 November 2010
Hi-Speed Universal Serial Bus PCI Host Controller
SAF1562
© NXP B.V. 2010. All rights reserved.
93 of 121

Related parts for SAF1562HL/N2-T