FIN1532MX Fairchild Semiconductor, FIN1532MX Datasheet
FIN1532MX
Specifications of FIN1532MX
FIN1532MX_NL
FIN1532MX_NLTR
FIN1532MX_NLTR
Available stocks
Related parts for FIN1532MX
FIN1532MX Summary of contents
Page 1
... L LOW Logic Level X Z High Impedance Fail Safe Open, Shorted, Terminated © 2001 Fairchild Semiconductor Corporation Features Greater than 400Mbs data rate 5V power supply operation 0.5 ns maximum differential pulse skew 3 ns maximum propagation delay Low power dissipation Power-Off protection for inputs and outputs ...
Page 2
Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Enable Inputs Receiver Inputs DC Output Voltage (V ) OUT DC Output Current ( Storage Temperature Range (T ) STG Max Junction Temperature (T ...
Page 3
AC Electrical Characteristics Over supply voltage and operating temperature ranges, unless otherwise specified Symbol Parameter t Propagation Delay PLH LOW-to-HIGH t Propagation Delay PHL HIGH-to-LOW t Output Rise Time (20% to 80%) TLH t Output Fall Time (80% to 20%) ...
Page 4
FIGURE 2. LVDS Input to LVTTL Output AC Waveforms FIGURE 3. AC Loading Circuit for LVTTL Outputs Voltage Waveforms Enable and Disable Times Note A: C includes probes and jig capacitance L Note B: All LVTTL input pulses have the ...
Page 5
Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A 5 www.fairchildsemi.com ...
Page 6
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves ...