ADV7181BCP Analog Devices Inc, ADV7181BCP Datasheet - Page 31

IC VIDEO DECODER NTSC 64-LFCSP

ADV7181BCP

Manufacturer Part Number
ADV7181BCP
Description
IC VIDEO DECODER NTSC 64-LFCSP
Manufacturer
Analog Devices Inc
Type
Video Decoderr
Datasheets

Specifications of ADV7181BCP

Applications
Recorders, Set-Top Boxes
Voltage - Supply, Analog
3.15 V ~ 3.45 V
Voltage - Supply, Digital
1.65 V ~ 2 V
Mounting Type
Surface Mount
Package / Case
64-LFCSP
Adc/dac Resolution
9b
Screening Level
Industrial
Package Type
LFCSP EP
Pin Count
64
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With
EVAL-ADV7181BEB - BOARD EVALUATION FOR ADV7181
Lead Free Status / RoHS Status
Compliant, Contains lead / RoHS non-compliant
For example, program the ADV7181B into manual fixed gain
mode with a desired gain of 0.89.
1.
2.
3.
4.
5.
BETCAM Enable Betacam Levels, Address 0x01[5]
If YPrPb data is routed through the ADV7181B, the automatic
gain control modes can target different video input levels, as
outlined in Table 39. The BETACAM bit is valid only if the
input mode is YPrPb (component). The BETACAM bit
basically sets the target value for AGC operation.
A review of the following sections is useful:
The automatic gain control (AGC) algorithms adjust the levels
based on the setting of the BETACAM bit (see Table 36).
Table 36. BETACAM Function
BETACAM
0 (default)
1
Table 39. Betacam Levels
Name
Y Range
Pb and Pr Range
Sync Depth
Use Equation 1 to convert the gain:
0.89 × 2048 = 1822.72
Truncate to integer value:
1822.72 = 1822
Convert to hexadecimal:
1822d = 0x71E
Split into two registers and program:
Luma Gain Control 1[3:0] = 0x7
Luma Gain Control 2[7:0] = 0x1E
Enable manual fixed gain mode:
Set LAGC[2:0] to 000
SETADC_sw_man_en, Manual Input Muxing Enable,
Address C4[7] to find how component video (YPrPb) can
be routed through the ADV7181B.
Video Standard Selection to select the various standards,
for example, with and without pedestal.
Description
Assuming YPrPb is selected as input format
Selecting PAL with pedestal selects MII
Selecting PAL without pedestal selects SMPTE
Selecting NTSC with pedestal selects MII
Selecting NTSC without pedestal selects SMPTE
Assuming YPrPb is selected as input format
Selecting PAL with pedestal selects BETACAM
Selecting PAL without pedestal selects BETACAM
variant
Selecting NTSC with pedestal selects BETACAM
Selecting NTSC without pedestal selects BETACAM
variant
–467 to +467
Betacam (mV)
0 to 714 (includes 7.5% pedestal)
286
Betacam Variant (mV)
0 to 714
–505 to +505
286
Rev. B | Page 31 of 100
PW_UPD Peak White Update, Address 0x2B[0]
The peak white and average video algorithms determine the
gain based on measurements taken from the active video. The
PW_UPD bit determines the rate of gain change. LAGC[2:0]
must be set to the appropriate mode to enable the peak white or
average video mode in the first place. For more information,
refer to the LAGC[2:0] Luma Automatic Gain Control,
Address 0x2C[7:0] section.
Setting PW_UPD to 0 updates the gain once per video line.
Setting PW_UPD to 1 (default) updates the gain once per field.
Chroma Gain
CAGC[1:0] Chroma Automatic Gain Control,
Address 0x2C[1:0]
The two bits of color automatic gain control mode select the
basic mode of operation for automatic gain control in the
chroma path.
Table 37. CAGC Function
CAGC[1:0]
00
01
10 (default)
11
CAGT[1:0] Chroma Automatic Gain Timing,
Address 0x2D[7:6]
The chroma automatic gain timing register allows the user to
influence the tracking speed of the chroma automatic gain
control. This register has an effect only if the CAGC[1:0]
register is set to 10 (automatic gain).
Table 38. CAGT Function
CAGT[1:0]
00
01
10
11 (default)
SMPTE (mV)
0 to 700
–350 to +350
300
Description
Manual fixed gain (use CMG[11:0])
Use luma gain for chroma
Automatic gain (based on color burst)
Freeze chroma gain
Description
Slow (TC = 2 sec)
Medium (TC = 1 sec)
Fast (TC = 0.2 sec)
Adaptive
MII (mV)
0 to 700 (includes 7.5% pedestal)
–324 to +324
300
ADV7181B

Related parts for ADV7181BCP