CY7C68013-56LFC Cypress Semiconductor Corp, CY7C68013-56LFC Datasheet - Page 3

no-image

CY7C68013-56LFC

Manufacturer Part Number
CY7C68013-56LFC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY7C68013-56LFC

Cpu Family
FX2LP
Device Core
8051
Device Core Size
8b
Frequency (max)
48MHz
Interface Type
USB
Program Memory Type
ROMLess
Program Memory Size
Not Required
Total Internal Ram Size
8KB
# I/os (max)
24
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Instruction Set Architecture
CISC
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
56
Package Type
QFN EP
Lead Free Status / Rohs Status
Not Compliant
Table 3-1. Special Function Registers
3.3
FX2 supports the I
100/400 kbps. SCL and SDA pins have open-drain outputs
and hysteresis inputs. These signals must be pulled up to
3.3V, even if no I
3.4
All packages: 8- or 16-bit “FIFO” bidirectional data bus, multi-
plexed on I/O ports B and D. 128-pin package: adds 16-bit
output-only 8051 address bus, 8-bit bidirectional data bus.
3.5
During the power-up sequence, internal logic checks the I
compatible port for the connection of an EEPROM whose first
byte is either 0xC0 or 0xC2. If found, it uses the VID/PID/DID
values in the EEPROM in place of the internally stored values
(0xC0), or it boot-loads the EEPROM contents into internal
RAM (0xC2). If no EEPROM is detected, FX2 enumerates
using internally stored descriptors. The default ID values for
FX2 are VID/PID/DID (0x04B4, 0x8613, 0xxxyy).
Table 3-2. Default ID Values for FX2
Note. The I
pulled up, even if an EEPROM is not connected. Otherwise
this detection method does not work properly.
Document #: 38-08012 Rev. *F
Vendor ID
Prod ID
Device release
A
B
C
D
E
x
0
1
2
3
4
5
6
7
8
9
F
I
Buses
USB Boot Methods
2
C-compatible Bus
2
CKCON
C-compatible bus SCL and SDA pins must be
PCON
TMOD
TCON
DPH0
DPH1
DPL0
DPL1
DPS
TH0
TH1
IOA
TL0
TL1
SP
8x
2
C-compatible device is connected.
0xXXYY
0x04B4
0x8613
2
Default VID/PID/DID
C-compatible bus as a master only at
AUTOPTRH1
AUTOPTRL1
AUTOPTRH2
AUTOPTRL2
reserved
reserved
Cypress Semiconductor
EZ-USB FX2
Depends on revision
(0x04 for Rev E)
MPAGE
SCON0
SBUF0
EXIF
IOB
9x
AUTOPTRSETUP
EP24FIFOFLGS
EP68FIFOFLGS
EP2468STAT
INT2CLR
INT4CLR
IOC
Ax
IE
2
C-
GPIFSGLDATLNOX
3.6
Because the FX2’s configuration is soft, one chip can take on
the identities of multiple distinct USB devices.
When first plugged into USB, the FX2 enumerates automati-
cally and downloads firmware and USB descriptor tables over
the USB cable. Next, the FX2 enumerates again, this time as
a device defined by the downloaded information. This
patented two-step process, called ReNumeration™, happens
instantly when the device is plugged in, with no hint that the
initial download step has occurred.
Two control bits in the USBCS (USB Control and Status)
register control the ReNumeration process: DISCON and
RENUM. To simulate a USB disconnect, the firmware sets
DISCON to 1. To reconnect, the firmware clears DISCON to 0.
Before reconnecting, the firmware sets or clears the RENUM
bit to indicate whether the firmware or the Default USB Device
will handle device requests over endpoint zero: if RENUM = 0,
the Default USB Device will handle device requests; if RENUM
= 1, the firmware will.
3.7
Bus powered applications require the FX2 to enumerate in a
unconfigured mode with less then 100 mA. To do this, the FX2
must enumerate in the full speed mode and then, when
configured, renumerate in high speed mode. For an example
of the benefits and limitations of this renumeration process see
the application note titled “Bus Powered Enumeration with
FX2”.
GPIFSGLDATLX
GPIFSGLDATH
EP01STAT
GPIFTRIG
OEA
OEB
OEC
OED
OEE
IOD
IOE
Bx
ReNumeration™
Bus Powered Applications
IP
RCAP2H
RCAP2L
SCON1
T2CON
SBUF1
TH2
TL2
Cx
EICON
PSW
Dx
CY7C68013
ACC
EIE
Ex
Page 3 of 48
EIP
Fx
B

Related parts for CY7C68013-56LFC