UPD78F0078GK-9ET-A Renesas Electronics America, UPD78F0078GK-9ET-A Datasheet - Page 322

no-image

UPD78F0078GK-9ET-A

Manufacturer Part Number
UPD78F0078GK-9ET-A
Description
Manufacturer
Renesas Electronics America
Datasheet

Specifications of UPD78F0078GK-9ET-A

Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
UPD78F0078GK-9ET-A
Quantity:
57
(1) Serial operation mode register 1 (CSIM1)
320
Address: FFB0H After reset: 00H R/W
CSIM1
Symbol
This register is used to select the operation mode and enable or disable operation.
CSIM1 is set by a 1-bit or 8-bit memory manipulation instruction.
RESET input clears CSIM1 to 00H.
Notes 1. Bit 0 is a read-only bit.
2. When using the SI1/P20, SO1/P21, SCK1/P22, and SS1/P80 pins as general-purpose port pins, see
3. Bit 0 (CSOT1) of CSIM1 and serial I/O shift register 1 (SIO1) are reset.
4. Do not rewrite TRMD1 when CSOT1 = 1 (during serial communication).
5. The SO1 output is fixed to the low level when TRMD1 is 0. Reception is started when data is read
6. Do not rewrite these bits when CSOT1 = 1 (during serial communication).
7. Before setting this bit to 1, fix the input level of the SS1 pin to 0 or 1.
SSE1
TRMD1
DIR1
CSOT1
Caution 2 in Figure 17-3 and Table 17-2.
from SIO1.
0
CSIE1
CSIE1
Note 5
Notes 6, 7
0
1
1
0
1
0
1
0
1
7
Note 6
Note 4
Figure 17-2. Format of Serial Operation Mode Register 1 (CSIM1)
Operation disabled
Operation enabled.
Receive-only mode (transmission disabled).
Transmit/receive mode
Do not use SS1 pin.
Use SS1 pin.
MSB
LSB
Communication is stopped.
Communication is in progress.
TRMD1
6
CHAPTER 17 SERIAL INTERFACE CSI1
Note 1
SSE1
Note 2
5
User’s Manual U14260EJ4V0UD
and internal circuit is asynchronously reset
Control of operation in 3-wire serial I/O mode
Specification of whether SS1 pin is used
Selection of transmit/receive mode
DIR1
4
Communication status flag
Specification of first bit
3
0
0
2
Note 3
.
1
0
CSOT1
0

Related parts for UPD78F0078GK-9ET-A