ISL5416KI Intersil, ISL5416KI Datasheet
ISL5416KI
Specifications of ISL5416KI
Available stocks
Related parts for ISL5416KI
ISL5416KI Summary of contents
Page 1
... PART TEMP o NUMBER RANGE ( C) PACKAGE ISL5416KI - 256 BGA ISL5416KIZ - 256 BGA (See Note) (Pb-free) ISL5416EVAL1 25 EVALUATION KIT NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B ...
Page 2
TYPICAL CHANNEL CASCADE INPUTS AIN(16:0) DIGITAL CIC BIN(16: TUNING FILTER GAIN / CIN(16:0) MIXER / / / DIN(16:0) TEST INPUT 1-5 STAGES R=2-64K NCO BYPASS 32-BIT CONTROL >110 db SFDR ...
Page 3
A Ain9 ENIA Ain10 Ain11 B Ain8 Bin9 Bin10 Vcc C Ain7 Bin8 Bin11 ENIB D Ain6 Bin6 Bin7 GND E Ain5 Ain4 Bin4 Bin5 F Bin3 Ain3 RESET Vcc G Bin1 Ain2 Ain1 Bin2 H ...
Page 4
Pin Descriptions INTERNAL NAME TYPE PULL-UP/DOWN POWER SUPPLY Vcc - VccIO - GND - INPUTS Ain(16:0) I PULL DOWN Bin(16:0) I PULL DOWN Cin(16:0) I PULL DOWN Din(16:0) I PULL DOWN ENIA I PULL DOWN ENIB I PULL DOWN ENIC ...
Page 5
Pin Descriptions (Continued) INTERNAL NAME TYPE PULL-UP/DOWN JTAG TDO O TDI I PULL UP TMS I PULL UP TCLK I PULL DOWN TRST I PULL UP OUTPUTS Aout(15:0) O Bout(15:0) O Cout(15:0) O Dout(15:0) O Eout(15:0) O CLKO1 O CLKO2/ ...
Page 6
Pin Descriptions (Continued) INTERNAL NAME TYPE PULL-UP/DOWN FSYNCA O FSYNCB O FSYNCC O FSYNCD O OEA I PULL UP OEB I PULL UP OEC I PULL UP OED I PULL UP MICROPROCESSOR INTERFACE P(15:0) I/O ADD(2: ...
Page 7
Functional Description The ISL5416 is a four channel digital receiver integrated circuit offering exceptional dynamic range and flexibility. Each of the four channels consists of a front-end NCO, digital mixer, CIC-filter, two FIR filters, AGC, Interpolation Half Band Filter and ...
Page 8
CLKC CLKX R1 R2 CLKC CLKX ENIX XIN(16: CLK/CLK CLKX/CLKC CLKX CLKC NOTE: To simplify the ...
Page 9
VGA/RF Attenuator (A/D Range Control) The range control section monitors the output of the A/D and adjusts the RF/IF gain to maintain a desired A/D output range. The gain adjustments are steps. The levels, adjustment rates, and ...
Page 10
SYNC LD =0 INTERVAL DOWN (SLOT COUNTER PERIOD ≥0 DELAY DOWN (SYNC TO =0 COUNTER START OF INTEGRATION) EN INTEGRATION TIME LD <0 DOWN =0 COUNTER EN INTEGRATIONS ≥0 LD PER SLOT - 1 ENABLE DOWN UPDATES COUNTER ...
Page 11
NCO/Mixer After the input select/format section, the samples are multiplied by quadrature sine wave samples from the carrier NCO. The NCO has a 32-bit frequency control, providing sub-hertz resolution at the maximum clock rate. The quadrature sinusoids have exceptional purity. ...
Page 12
SIGNAL GAIN REG Generator After the mixers (pseudonoise) signal can be added to the data. This feature is provided for test and to digitally ...
Page 13
TABLE 2. MAXIMUM ALLOWED CIC DECIMATION VS. NUMBER OF STAGES AND MAXIMUM EXPONENT CIC STAGES 512 445 4 2435 2048 3 32768 26007 2 65536 65536 1 65536 65536 TABLE 3. MAXIMUM CIC DECIMATION VERSUS NUMBER OF ...
Page 14
Back-end Routing FROM TAPS CIC M CIC FIR1 U BYPASS X 4 TAPS/CLK 1X CASCADED HBF MODE 2X CHANNELS 4X 8X FIR Filter Blocks There are two programmable FIR filters in each channel. The main function of ...
Page 15
MUX MUX MUX MUX MUX MUX FIGURE 4. FIR1 AND FIR2 BLOCK DIAGRAMS 15 ISL5416 0 FIXED ...
Page 16
AGC The automatic gain control (AGC) section adds gain to maintain the output signal level at a programmed level. The AGC moderates signal level variation at the output of the part and reduces the number of bits that must be ...
Page 17
A listing the accuracy and gain is provided below. TABLE 5. AGC MAGNITUDE COMPUTATION ACCURACY AND GAIN PASSES ERROR +/- (dB) 2 0.48 3 0.13 4 0.03 8 0.0001 With maximum gain and ...
Page 18
ISL5416 2 DECAY 1 DECAY 2 ATTACK 1 ATTACK 2 MEAN/MED 1 MEAN/MED MUX FIGURE 6. AGC BLOCK DIAGRAM 18 MUX MUX ...
Page 19
Interpolation Half Band Filter / Re-sampling Filter A rate change section follows the AGC. This section is used to resample the signal from FIR2 to increase the sample rate for finer time resolution and/or to resample the data to another ...
Page 20
FIGURE 7D. INDIVIDUAL AND COMPOSITE RESPONSES (FIR2 OUTPUT AT 7.68 MHz WITH IHBF, INTERPOLATE BY 2 AND RE-SAMPLER, INTERPOLATE -10 ...
Page 21
This additional depth provides for additional programmable group delay. The additional FIFO depth can only be programmed at reset. Because the NCOs are enabled after a depth of 2 ...
Page 22
Data Output Formatter Section Four 16-bit output data busses are provided on the ISL5416. All of the busses share a common output clock, CLKO1, which is derived from CLKC. CLKO2 signal is provided for easier board routing or for the ...
Page 23
CHAN 0 DATA MUX #1 CHAN 1 DATA CHAN 2 DATA MUX #3 CHAN 3 DATA CHAN 0 DATA MUX #2 CHAN 1 DATA CHAN 2 DATA MUX #4 CHAN 3 DATA 23 ISL5416 8 64 OE_01A OE_23A 64 8 ...
Page 24
Serial Data Output The serial data output control register contains sync position and polarity (SSYNCA D), channel multiplexing, and scaling controls for the SD1x and SD2x ( serial outputs (see IWA ...
Page 25
To Write to the Internal Registers: 1. Load the indirect write holding registers at direct address ADD(2: and 1 with the data for the internal register (32 bits). 2. Write the Indirect Write Address of the internal register ...
Page 26
TABLE OF MICROPROCESSOR DIRECT READ/WRITE ADDRESSES ADD(2:0) PINS 0 WR Indirect Write Data Bus (15:0), “Master (15:0)” Indirect Write Data Bus (31:16), “Master (31:16)” Indirect Write Address Register for Internal Target Register (Generates a write strobe ...
Page 27
Table of Indirect Read and Write Address Registers These Indirect Read Addresses are repeated for each channel. In the addresses below, the * fields are the channel NOTE: and I/O select nibble. These bits of the Indirect Address select the ...
Page 28
TABLE 10. XIN, XOUT, XRNG WRITES ( SPECIFIED BY * NIBBLE BITS ...
Page 29
TABLE 11. XIN, XOUT, XRNG READS ( SPECIFIED BY * NIBBLE BITS) (Continued ...
Page 30
TABLE 12. CHANNEL CONTROL REGISTERS (WRITES) (Continued ...
Page 31
TABLE 13. CHANNEL CONTROL REGISTERS (READS) (Continued ...
Page 32
Tables of Top Level Registers In the tables below “reset state” indicates the register contents after a HW reset hard reset. Unless noted, a soft channel reset does not clear register contents. A soft channel reset does ...
Page 33
TABLE 15. COMMON OUTPUT CONTROL FUNCTIONS (GWA = 0000h) RESET STATE = 0x00000001h P(31:0) 11 CLKO2 POLARITY Low to High transition in the middle of data period High to Low transition in the middle of data ...
Page 34
TABLE 16. Eout (RANGE CONTROL) SOURCE SELECT (GWA = 0001h) RESET STATE = 0x00000000h P(31:0) 31:16 UNUSED. 15:12 Eout(15:12). 1XXX = set to 0000. 0000 = AH (A range select mapped bits 7:4). 0001 = AL (A range select mapped ...
Page 35
TABLE 18. TESTOUT X(15:0) BUS SIGNALS (CAN BE OR’d WITH NORMAL OUTPUT ON XOUT BY SETTING BITS 23:20, GWA = 0002h) 8 RESAMPLER NCO1 2X CARRY OUT 7 AGC COUNTER LOAD SIGNAL (SYNC and slot counter generated) 6 AGC END ...
Page 36
TABLE 23. CHANNEL INPUT FORMAT (IWA = 0*00h) RESET STATE = 0x00000000h P(31:0) 31:16 UNUSED. 15 FIXED GAIN MODE IN VGA. 14 RESERVED. Set INVERT INPUT CLOCK High -> Low edge of the input clock ...
Page 37
TABLE 24. XOUT DATA VERSUS TIME SLOT ROUTING, TIME SLOTS 0, 1 (IWA = 0*01h) RESET STATE = 0x00000000h (Descriptions below are for the channels 0/1 multiplexer IWA = 0101h (MUX 01AC). See figure ...
Page 38
TABLE 27. XOUT DATA VERSUS TIME SLOT ROUTING, TIME SLOTS 6, 7 (IWA = 0*04h) RESET STATE = 0x00000000h P(31:0) 31:27 RESERVED. 26:16 SLOT 7 CONTROL (see Table 24) 15:11 RESERVED. 10:0 SLOT 6 CONTROL (see Table 24) The ISL5416 ...
Page 39
TABLE 29. HIGH, LOW BYTE DATA TYPE CODES (AFTER ROUNDING IN THE CHANNEL) CHANNEL 0, CHANNEL CHANNEL 2, CHANNEL CODE 1 MUXES 0000 CH 0 I(23:16 I(23:16) 0001 CH 0 I(15: I(15:8) 0010 CH 0 I(7:0) ...
Page 40
TABLE 31. SERIAL OUTPUT CONTROL (IWA = 0*06h) RESET STATE = 0x00000000h P(31:0) 31:30 RESERVED. Set SCLK ENABLE enable The serial clock generator is shared by the four serial outputs. A serial clock pin is ...
Page 41
TABLE 32. SERIAL OUTPUT SD1X SLOT CONTROL (IWA = 0*07h) RESET STATE = 0x00000000h P(31:0) 26:24 SLOT 4 DATA TYPE. 000 = zeros. 001 = I 010 = Q 011 = AGC (real time). 23:16 SLOT 3. See bits 31:24. ...
Page 42
A/D Range Control Registers The range control section monitors the output of the A/D and adjusts the RF/IF gain to maintain a desired A/D output range. The gain adjustments are steps. The levels, adjustment rates, and gain ...
Page 43
TABLE 36. ADC RANGE CONTROL -- MAIN (IWA = 0*10h) RESET STATE = 0x00000000h (Continued) P(31:0) 14 TIME USING CLOCKS/SAMPLES. Count intervals and delays using clocks or input enables clocks input enables. 13:11 UPPER LIMIT. Upper ...
Page 44
TABLE 39. LOWER THRESHOLD, ATTENUATOR CHANGE (IWA = 0*13h) RESET STATE = 0x00000000h P(31:0) 31:30 RESERVED. Set to 0. 29:16 ATTENUATION STEP 3. Amount to decrease the attenuation control register if the average input magnitude is below the lower threshold. ...
Page 45
NOTES ON LOADING AND READING THE RANGE CONTROL ACCUMULATOR: Master Bus -> Holding Register -> Accumulator -> Holding Register The accumulator is 17 bits. The lower 16 bits are loaded from the micro-processor interface master register into a holding register. ...
Page 46
TABLE 46. µP ATTENUATOR CONTROL ACCUMULATOR LOAD (IWA = 0*19h) RESET STATE = 0x00000000h P(31:0) 15:0 ATTENUATOR LOAD VALUE. uP loading of attenuator control. MSB = 24 dB, next-MSB = 12 dB, etc. Only top three bits are used to ...
Page 47
Tables of Channel Indirect Write Address Registers The response of the channels to the SYNCIn1 and SYNCIn2 inputs is controlled by IWA *000h. Bits 31:16 control the response to SYNCIn2 and bits 15:0 control the response to SYNCIn1. Most processing ...
Page 48
TABLE 51. CHANNEL RESET/SYNCIn1, SYNCIn2 CONTROL (IWA = *000h) RESET STATE = 0x00000000h (Continued) P(31:0) AGC GAIN LOAD. Update/load AGC gain from the master/holding register to the slave/active register on SYNCIn1 CARRIER CENTER FREQUENCY UPDATE. Updates Carrier Center ...
Page 49
TABLE 52. CHANNEL PROCESSING CONTROL (IWA = *001h) RESET STATE = 0x00000000h (Continued) P(31: NOISE ENABLE. PN noise is added to the output of the mixer at the level selected in location IWA = *006h. This bit enables ...
Page 50
TABLE 52. CHANNEL PROCESSING CONTROL (IWA = *001h) RESET STATE = 0x00000000h (Continued) P(31:0) 2:0 AGC GAIN OUTPUT ROUNDING. The AGC gain is rounded to the selected number of bits. The AGC gain word into the rounder is ...
Page 51
TABLE 58. NCO/MIXER/CIC CONTROL (IWA = *005h) RESET STATE = 0x00000000h P(31:0) 18:16 CIC STAGES. Number of CIC integrator/comb pairs (1-5). Stages are enabled starting with the largest accumulator. 000 = 1 stage; 001 = 2 stages; 010 = 3 ...
Page 52
TABLE 61. AGC CONTROL, MEAN/MEDIAN, DELAY, MODE (IWA = *008h) RESET STATE = 0x00000000h (Continued) P(31:0) 6 LOOP GAIN 2 MEAN/MEDIAN AGC settles to mean of the signal if LG2 is selected AGC settles to median ...
Page 53
TABLE 64. UPPER/LOWER GAIN LIMIT (IWA = *00Ah) P(31:0) 31:16 UPPER LIMIT 01.MMMMMMMMMMMM * 2^EEEE Example: A gain of 48 (33.6 dB) would be: ...
Page 54
TABLE 71. NCO 1 OUTPUT RATE -- TOP 32 BITS (IWA = *011h) RESET STATE = 0x00000000h P(31:0) 31:0 RSout(48:16). This NCO sets the re-sampler output sample rate when the IHBF/Resampler block is enabled. If the HOIF is bypassed, this ...
Page 55
TABLE 76. LEAP COUNTER (IWA = *016h) RESET STATE = 0x00000000h P(31:0) 31:0 LEAP COUNTER PRELOAD. When the leap counter reaches zero, it resets the phase accumulators in NCO1 and NCO2 to zero (if enabled). Because some frequencies cannot be ...
Page 56
TABLE 83. FIR 2 COEFFICIENTS (64 x 20) (IWA = *200h THRU *23Fh) RESET STATE = UNDEFINED P(31:0) Each multiplier has coefficients. If the six bit coefficient addresses are labeled C0, where ...
Page 57
Absolute Maximum Ratings Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.5 ...
Page 58
Electrical Specifications V CCC PARAMETER INPUT AND CONTROL TIMING, CLOCK SKEW (FIGURE 11 AND 12) CLKC Frequency CLKC High CLKC Low Setup Time - Data Inputs, Input Enables to CLKX High Hold Time - Data Inputs, Input Enables to CLKX ...
Page 59
Electrical Specifications V CCC PARAMETER DSTRB Enable Time DSTRB Disable Time (Note 6) CE Setup Time to Falling Edge of DSTRB CE Hold Time from Rising Edge of DSTRB (Note 7) DSTRB Low Time READ Cycle Time (Note 8) JTAG ...
Page 60
Waveforms LOW to HIGH edge for active HIGH clock HIGH to LOW edge for active LOW clock ISL5416 1/f CLKC t CH CLKC Xin, ENIX ...
Page 61
Waveforms (Continued A<2:0> P<15:0> FIGURE 13. MICROPROCESSOR WRITE TIMING (µP mode = ADD(2:0) P(15:0) FIGURE 14. MICROPROCESSOR READ TIMING (µP mode = 0) 61 ISL5416 t WPWL t CSW t CHW t ASW ...
Page 62
Waveforms (Continued) CE RD/WR ADD(2:0) P(15:0) DSTRB FIGURE 15. MICROPROCESSOR WRITE TIMING (µP mode = 1)) CE RD/WR ADD(2:0) P(15:0) DSTRB FIGURE 16. MICROPROCESSOR READ TIMING (µP mode = 1)) 62 ISL5416 R/WSF t PSR t CSR ...
Page 63
Waveforms (Continued) INPUTS (CAPTURE) TCLK TDI, TMS TDO TOV TDO OUTPUTS 63 ISL5416 t t ISTP IHLD TOD TDO t DVLD FIGURE 17. JTAG TIMING TOE TDO ...
Page 64
Waveforms (Continued) CLKC CLKO1 (/2 THRU /16) FSYNCX AOUT, BOUT, COUT, DOUT, EOUT OEX XOUT 64 ISL5416 (DIVIDE SKEW3 ODIS t OEN FIGURE 18. OUTPUT TIMING CLKO1 t PDH t PDL t SKEW4 ...
Page 65
FREQUENCY 5TH ORDER PASSBAND ALIAS <-200 0.01 -0.007 -199.564 0.02 -0.029 -169.041 0.03 -0.064 -151.023 0.04 -0.114 -138.129 0.05 -0.179 -128.048 0.06 -0.257 -119.749 0.07 -0.351 -112.683 0.08 -0.458 -106.522 0.09 -0.580 -101.054 0.10 ...
Page 66
INPUT DC OFFSET MAGNITUDE IMMEDIATE THRESHOLD ACCUMULATOR ...
Page 67
AGC BIT WEIGHTS ...
Page 68
-5 -6.0 0.0 0.1 0.2 0 FIGURE 19. CIC PASSBAND ROLLOFF ( STAGES DECIMATION FACTOR, f OUTPUT RATE ...
Page 69
Data Sheet Revisions: REVISION DATE 6006.2 January 10, 2003 CDMA2000-1XRTT: Figure below shows the overall response using 5-stage CIC filter, 32-tap first FIR filter block and 64-tap second FIR filter block. -20 -40 -60 - ...
Page 70
UMTS / W-CDMA: Figure below shows the overall response using 5-stage CIC filter, 32-tap first FIR filter block and 64-tap second FIR filter block. 0 -20 -40 -60 -80 -100 0.5 FIGURE 22. OVERALL FILTER RESPONSE OF A SINGLE UMTS ...
Page 71
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...