ADP5589 Analog Devices, ADP5589 Datasheet - Page 20

no-image

ADP5589

Manufacturer Part Number
ADP5589
Description
Keypad Decoder and I/O Expansion
Manufacturer
Analog Devices
Datasheet

Specifications of ADP5589

Vin Range
1.8 to 3.0V
Number Of I/os
19
Application
Mobil I-0 Exp-Keybd Cont,Mobil I-O Expander
Qwerty Keypad
Yes
Other Functions
I2C I/O & register
Function Flag
Mobil I-O
Package
24-Lead LFCSP,25-Ball WLCSP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADP5589ACPZ-00-R7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADP5589
Figure 30 shows a typical multibyte read sequence for reading
internal registers. The cycle begins with a start condition, followed
by the 7-bit device address (0x34), followed by the R/ W bit set
to 0 for a write cycle. The
byte by pulling the data line low. The address of the register
from which data is to be read is sent next. The
edges the register pointer byte by pulling the data line low. A start
condition is repeated, followed by the 7-bit device address (0x34),
START
7-BIT DEVICE ADDRESS
0 = WRITE
ADP5589 ACK
ADP5589
0
0
8-BIT REGISTER POINTER
acknowledges the address
ADP5589
ADP5589 ACK
REPEAT START
0
Figure 30. I
acknowl-
7-BIT DEVICE ADDRESS
Rev. A | Page 20 of 48
2
C Multibyte Read Sequence
1 = READ
ADP5589 ACK
followed by the R/
acknowledges the address byte by pulling the data line low. The
8-bit data is then read. The address pointer is then incremented
to read the next data byte, and the host continues to pull the data
line low for each byte (master acknowledge) until the n data
byte is read. The host pulls the data line high (no acknowledge)
after the last byte is read, and a stop condition completes the
sequence.
1
0
READ BYTE 1
MASTER ACK
0
W bit set to 1 for a read cycle. The
READ BYTE 2
MASTER ACK
0
MASTER ACK
0
READ BYTE n
NO ACK
1
ADP5589
STOP

Related parts for ADP5589