STM32F101RG STMicroelectronics, STM32F101RG Datasheet - Page 78

no-image

STM32F101RG

Manufacturer Part Number
STM32F101RG
Description
Mainstream Access line, ARM Cortex-M3 MCU with 1 Mbyte Flash, 36 MHz CPU
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F101RG

Conversion Range
0 to 3.6 V
Peripherals Supported
timers, ADC, DAC, SPIs, I2Cs and USARTs
Systick Timer
a 24-bit downcounter

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F101RG
Manufacturer:
ST
0
Part Number:
STM32F101RGT6
Manufacturer:
STMicroelectronics
Quantity:
135
Part Number:
STM32F101RGT6
Manufacturer:
STMicroelectronics
Quantity:
1
Part Number:
STM32F101RGT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F101RGT6
Manufacturer:
ST
0
Part Number:
STM32F101RGT6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM32F101RGT6
0
Part Number:
STM32F101RGT6TR
0
Electrical characteristics
5.3.12
78/108
Electromagnetic Interference (EMI)
The electromagnetic field emitted by the device is monitored while a simple application is
executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with
IEC 61967-2 standard which specifies the test board and the pin loading.
Table 42.
Absolute maximum ratings (electrical sensitivity)
Based on three different tests (ESD, LU) using specific measurement methods, the device is
stressed in order to determine its performance in terms of electrical sensitivity.
Electrostatic discharge (ESD)
Electrostatic discharges (a positive then a negative pulse separated by 1 second) are
applied to the pins of each sample according to each pin combination. The sample size
depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test
conforms to the JESD22-A114/C101 standard.
Table 43.
1. Based on characterization results, not tested in production.
Static latch-up
Two complementary static tests are required on six parts to assess the latch-up
performance:
These tests are compliant with EIA/JESD 78 IC latch-up standard.
Table 44.
V
V
Symbol Parameter
Symbol
Symbol
ESD(HBM)
ESD(CDM)
S
EMI
LU
A supply overvoltage is applied to each power supply pin
A current injection is applied to each input, output and configurable I/O pin
Peak level
Electrostatic discharge
voltage (human body model)
Electrostatic discharge
voltage (charge device model)
Static latch-up class
EMI characteristics
ESD absolute maximum ratings
Electrical sensitivities
Parameter
Ratings
V
LQFP144 package
compliant with
IEC 61967-2
DD
3.3 V, T
Conditions
Doc ID 17143 Rev 2
A
T
25 °C,
A
+85 °C conforming to JESD78A
T
to JESD22-A114
T
to JESD22-C101
A
A
+25 °C, conforming
+25 °C, conforming
Conditions
0.1 MHz to 30 MHz
30 MHz to 130 MHz
130 MHz to 1 GHz
SAE EMI Level
frequency band
Monitored
Conditions
STM32F101xF, STM32F101xG
2
II
Class Maximum value
Max vs. [f
8/36 MHz
27
26
8
4
HSE
2000
500
/f
HCLK
II level A
Class
]
(1)
dBµV
Unit
Unit
-
V

Related parts for STM32F101RG