74ABT16543CMTD Fairchild Semiconductor, 74ABT16543CMTD Datasheet
74ABT16543CMTD
Specifications of 74ABT16543CMTD
Related parts for 74ABT16543CMTD
74ABT16543CMTD Summary of contents
Page 1
... MS56A 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300” Wide 74ABT16543CMTD MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Devices also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. ...
Page 2
Logic Symbol Functional Description The ABT16543 contains two sets of D-type latches, with separate input and output controls for each. For data flow from for example, the Enable (CEAB) input must be low in ...
Page 3
Absolute Maximum Ratings Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V Pin Potential to CC Ground Pin Input Voltage (Note 2) Input Current (Note 5.0 mA Voltage Applied to Any Output in the ...
Page 4
AC Electrical Characteristics Symbol Parameter t Propagation Delay PLH PHL Propagation Delay PLH t LEAB LEBA to A PHL ...
Page 5
AC Loading *Includes jig and probe capacitance FIGURE 1. Standard AC Test Load Amplitude 3V FIGURE 3. Test Input Signal Requirements AC Waveforms FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions FIGURE 5. Propagation Delay, Pulse Width Waveforms ...
Page 6
Physical Dimensions inches (millimeters) unless otherwise noted 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300” Wide www.fairchildsemi.com Package Number MS56A 6 ...
Page 7
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE ...