74ALVC162835T Fairchild Semiconductor, 74ALVC162835T Datasheet
74ALVC162835T
Related parts for 74ALVC162835T
74ALVC162835T Summary of contents
Page 1
... CMOS power dissipation. Ordering Code: Package Order Number Number 74ALVC162835T MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. © 2002 Fairchild Semiconductor Corporation ...
Page 2
Connection Diagram Logic Diagram www.fairchildsemi.com Pin Descriptions Pin Names Description OE Output Enable Input (Active LOW) LE Latch Enable Input CLK Clock Input Data Inputs 3-STATE Outputs 1 18 Truth Table Inputs ...
Page 3
Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage (V ) (Note 5) 0. Input Diode Current ( Output Diode Current (I ) ...
Page 4
AC Electrical Characteristics Symbol Parameter f Clock Frequency CLOCK t Pulse Width LE High W CLK High or Low t Setup Time Data Before CLK S Data Before CLK CLK High CLK Low t Hold Time Data After CLK H ...
Page 5
Characteristics OUT OUT FIGURE 1. Characteristics for Output - Pull Up Drive FIGURE 2. Characteristics for Output - Pull Down Driver I versus versus www.fairchildsemi.com ...
Page 6
AC Loading and Waveforms FIGURE 3. AC Test Circuit (Input Characteristics: f Symbol 3. FIGURE 4. Waveform for Inverting and Non-inverting Functions t ...
Page 7
Physical Dimensions inches (millimeters) unless otherwise noted 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the ...