IDT72805LB15PFI8 IDT, Integrated Device Technology Inc, IDT72805LB15PFI8 Datasheet

no-image

IDT72805LB15PFI8

Manufacturer Part Number
IDT72805LB15PFI8
Description
IC FIFO SYNC DUAL 256X18 128TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
7200r
Datasheet

Specifications of IDT72805LB15PFI8

Function
Synchronous
Memory Size
4.6K (256 x 18)
Data Rate
67MHz
Access Time
15ns
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
128-TQFP, 128-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
72805LB15PFI8
FEATURES:
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
IDT and the IDT logo are registered trademarks. The SyncFIFO is a trademark of Integrated Device Technology, Inc.
©2009 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
FUNCTIONAL BLOCK DIAGRAM
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
(HFA)/WXOA
The IDT72805LB is equivalent to two IDT72205LB 256 x 18 FIFOs
The IDT72815LB is equivalent to two IDT72215LB 512 x 18 FIFOs
The IDT72825LB is equivalent to two IDT72225LB 1,024 x 18 FIFOs
The IDT72835LB is equivalent to two IDT72235LB 2,048 x 18 FIFOs
The IDT72845LB is equivalent to two IDT72245LB 4,096 x 18 FIFOs
Offers optimal combination of large capacity (8K), high speed,
design flexibility, and small footprint
Ideal for the following applications:
-
-
-
-
-
-
10ns read/write cycle time, 6.5ns access time
IDT Standard or First Word Fall Through timing
Network switching
Two level prioritization of parallel data
Bidirectional data transfer
Bus-matching between 18-bit and 36-bit data paths
Width expansion to 36-bit per package
Depth expansion to 8,192 words per package
RXOA
WXIA
RXIA
RSA
FLA
WENA
EXPANSION
CONTROL
POINTER
WRITE
RESET
LOGIC
LOGIC
WRITE
LOGIC
WCLKA
OEA QA
REGISTER
REGISTER
DA
1,024 x 18
2,048 x 18
4,096 x 18
OUTPUT
256 x 18
512 x 18
ARRAY
INPUT
RAM
0
-DA
0
-QA
17
17
CMOS DUAL SyncFIFO™
DUAL 256 x 18, DUAL 512 x 18,
DUAL 1,024 x 18, DUAL 2,048 x 18
and DUAL 4,096 x 18
REGISTER
RCLKA
CONTROL
OFFSET
POINTER
LOGIC
LOGIC
READ
FLAG
READ
RENA
LDA
FFA/IRA
FLB
WXIB
PAFA
(HFB)/WXOB
EFA/
ORA
RXIB
PAEA
1
RXOB
HFA/(WXOA)
DESCRIPTION:
synchronous (clocked) First-in, First-out (FIFO) memories. One dual IDT72805LB/
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
RSB
Single or double register-buffered Empty and Full Flags
Easily expandable in depth and width
Asynchronous or coincident Read and Write clocks
Asynchronous or synchronous programmable Almost-Empty
and Almost-Full flags with default settings
Half-Full flag capability
Output Enable puts output data bus in high-impedance state
High-performance submicron CMOS technology
Available in the 128-pin Thin Quad Flatpack (TQFP). Also
available for the IDT72805LB/72815LB/72825LB, in the 121-lead,
16 x 16 mm plastic Ball Grid Array (PBGA)
Industrial temperature range (–40° ° ° ° ° C to +85° ° ° ° ° C) is available
Green parts available, see ordering information
The IDT72805LB/72815LB/72825LB/72835LB/72845LB are dual 18-bit-wide
WENB
EXPANSION
CONTROL
POINTER
WRITE
LOGIC
RESET
WRITE
LOGIC
LOGIC
WCLKB
OEB
REGISTER
REGISTER
DB0-DB17
1,024 x 18
2,048 x 18
4,096 x 18
OUTPUT
256 x 18
512 x 18
ARRAY
QB
INPUT
RAM
0
-QB
17
RCLKB
REGISTER
CONTROL
POINTER
OFFSET
LOGIC
LOGIC
READ
READ
FLAG
JANUARY 2009
RENB
LDB
IDT72805LB
IDT72815LB
IDT72825LB
IDT72835LB
IDT72845LB
3139 drw 01
HFB/(WXOB)
PAFB
EFB/ORB
PAEB
FFB/IRB
DSC-3139/8

Related parts for IDT72805LB15PFI8

IDT72805LB15PFI8 Summary of contents

Page 1

FEATURES: • • • • • The IDT72805LB is equivalent to two IDT72205LB 256 x 18 FIFOs • • • • • The IDT72815LB is equivalent to two IDT72215LB 512 x 18 FIFOs • • • • • The IDT72825LB ...

Page 2

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 DESCRIPTION (Continued) 72815LB/72825LB/72835LB/72845LB device is functionally equivalent to two IDT72205LB/72215LB/72225LB/72235LB/72245LB FIFOs in a single pack- age with all associated control, ...

Page 3

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 PIN CONFIGURATIONS (Continued) INDEX PAFA 2 RXIA 3 FFA 4 WXOA/HFA 5 RXOA 6 QA0 7 QA1 ...

Page 4

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 PIN DESCRIPTION Symbol Name I/O DA –DA Data Inputs - RSA Reset RSB WCLKA Write ...

Page 5

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 ABSOLUTE MAXIMUM RATINGS Symbol Rating V Terminal Voltage TERM with respect to GND T Storage STG Temperature I DC Output ...

Page 6

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 ELECTRICAL CHARACTERISTICS (Commercial ± 10 0°C to +70°C; Industrial Symbol Parameter ...

Page 7

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 FUNCTIONAL DESCRIPTION TIMING MODES: IDT STANDARD vs FIRST WORD FALL THROUGH (FWFT) MODE The IDT72805LB/72815LB/72825LB/72835LB/72845LB support two different timing modes ...

Page 8

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 bringing the LD pin HIGH, the FIFO is returned to normal read/write operation. When the LD pin and WEN ...

Page 9

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 TABLE 3 — TRUTH TABLE FOR CONFIGURATION AT RESET FL RXI WXI EF/ Single register-buffered Empty Flag ...

Page 10

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 SIGNAL DESCRIPTIONS: INPUTS: DATA Data inputs for 18-bit wide data. CONTROLS: RESET (RSA/RSB) ...

Page 11

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 When the LD pin is LOW and WEN is HIGH, the WCLK input is disabled; then a signal at this ...

Page 12

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 REN, WEN, LD (1) FL, RXI, WXI (2) RCLK, WCLK FF/IR EF/OR PAF, WXO/ HF, RXO PAE Q - ...

Page 13

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 RCLK t t ENS ENH REN OLZ OE WCLK WEN NOTES: is the ...

Page 14

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 WRITE WCLK (1) t SKEW1 WEN RCLK t t ENS ENH REN OE ...

Page 15

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 CLK t t CLKH CLKL WCLK t ENS LD t ENS WEN PAE ...

Page 16

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 WCLK WEN PAF words in FIFO RCLK REN NOTES PAF offset. 2. ...

Page 17

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 WCLK WXO t ENS WEN NOTE: 1. Write to Last Physical Location. RCLK RXO t ENS REN NOTE: 1. Read ...

Page 18

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 COMMERCIAL AND INDUSTRIAL 18 TEMPERATURE RANGES JANUARY 13, 2009 ...

Page 19

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 COMMERCIAL AND INDUSTRIAL 19 TEMPERATURE RANGES JANUARY 13, 2009 ...

Page 20

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 CLKH CLKL WCLK t t ENH ENS WEN n words in FIFO (2) , PAE n + 1words ...

Page 21

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 WRITE WCLK 1 (1) t SKEW1 WEN RCLK t ENH t ENS REN ...

Page 22

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 RCLK t t ENS ENH REN t REF OLZ t OE ...

Page 23

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 OPERATING CONFIGURATIONS SINGLE DEVICE CONFIGURATION Each of the two FIFOs contained in a single IDT72805LB/72815LB/ 72825LB/72835LB/72845LB may be used as ...

Page 24

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 DEPTH EXPANSION CONFIGURATION — DAISY CHAIN TECHNIQUE (WITH PROGRAMMABLE FLAGS) These devices can easily be adapted to applications requiring more ...

Page 25

IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 DEPTH EXPANSION CONFIGURATION (FWFT MODE) In FWFT mode, the FIFOs can be connected in series (the data outputs of one ...

Page 26

ORDERING INFORMATION XXXXX X XX Device Type Power Speed NOTES: 1. Industrial temperature range product for the 15ns speed grade is available as a standard device. 2. Green parts are available. For specific speeds and packages contact your sales office. ...

Related keywords