pi7c8150b Pericom Semiconductor Corporation, pi7c8150b Datasheet - Page 81

no-image

pi7c8150b

Manufacturer Part Number
pi7c8150b
Description
Asynchronous 2-port Pci Bridge
Manufacturer
Pericom Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pi7c8150bMA-33
Quantity:
80
Part Number:
pi7c8150bMAE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
pi7c8150bMAE
Manufacturer:
PERICOM
Quantity:
20 000
Part Number:
pi7c8150bMAIE
Quantity:
375
Part Number:
pi7c8150bMAIE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
pi7c8150bMAZ
Quantity:
17
Part Number:
pi7c8150bND
Quantity:
800
Part Number:
pi7c8150bNDE
Manufacturer:
CYPRESS
Quantity:
101
Part Number:
pi7c8150bNDE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
pi7c8150bNDE
Manufacturer:
ALTERA
0
Part Number:
pi7c8150bNDE
Manufacturer:
PERICOM
Quantity:
20 000
Part Number:
pi7c8150bNDIE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
pi7c8150bNDIE
Manufacturer:
PERICOM
Quantity:
20 000
06-0044
14.1.21
14.1.22
14.1.23
14.1.24
14.1.25
14.1.26
PREFETCHABLE MEMORY BASE ADDRESS UPPER 32-BITS
REGISTER – OFFSET 28h
PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS
REGISTER – OFFSET 2Ch
I/O BASE ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h
I/O LIMIT ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h
ECP POINTER REGISTER – OFFSET 34h
INTERRUPT LINE REGISTER – OFFSET 3Ch
Bit
31:0
Bit
31:0
Bit
15:0
Bit
31:0
Bit
7:0
Bit
7:0
Function
Prefetchable
Memory Base
Address, Upper
32-bits [63:32]
Function
Prefetchable
Memory Limit
Address, Upper
32-bits [63:32]
Function
I/O Base
Address, Upper
16-bits [31:16]
Function
I/O Limit
Address, Upper
16-bits [31:16]
Function
Enhanced
Capabilities Port
Pointer
Function
Interrupt Line
Type
R/W
Type
R/W
Type
R/W
Type
R/W
Type
R/O
Type
R/W
Page 81 of 108
Description
Defines the upper 32-bits of a 64-bit bottom address of an address
range for the bridge to determine when to forward memory read and
write transactions from one interface to the other.
Reset to 0
Description
Defines the upper 32-bits of a 64-bit top address of an address range
for the bridge to determine when to forward memory read and write
transactions from one interface to the other.
Reset to 0
Description
Defines the upper 16-bits of a 32-bit bottom address of an address
range for the bridge to determine when to forward I/O transactions
from one interface to the other.
Reset to 0
Description
Defines the upper 16-bits of a 32-bit top address of an address range
for the bridge to determine when to forward I/O transactions from
one interface to the other.
Reset to 0
Description
Enhanced capabilities port offset pointer. Read as DCh to indicate
that the first item resides at that configuration offset.
Description
For POST to program to FFh, indicating that the PI7C8150B does not
implement an interrupt pin.
ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
APRIL 2006 – Revision 2.02
PI7C8150B

Related parts for pi7c8150b